{"id":"https://openalex.org/W2118912915","doi":"https://doi.org/10.1109/fpl.2008.4629907","title":"NOC architecture design for multi-cluster chips","display_name":"NOC architecture design for multi-cluster chips","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2118912915","doi":"https://doi.org/10.1109/fpl.2008.4629907","mag":"2118912915"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079249940","display_name":"Henrique Cota de Freitas","orcid":"https://orcid.org/0000-0001-9722-1093"},"institutions":[{"id":"https://openalex.org/I170935008","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais","ror":"https://ror.org/03j1rr444","country_code":"BR","type":"education","lineage":["https://openalex.org/I170935008"]},{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Henrique C. Freitas","raw_affiliation_strings":["Informatics Institute, Universidade Federal do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais, Belo Horizonte, Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, Universidade Federal do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais, Belo Horizonte, Brazil","institution_ids":["https://openalex.org/I170935008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091234084","display_name":"Philippe O. A. Navaux","orcid":"https://orcid.org/0000-0002-9957-5861"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Philippe O. A. Navaux","raw_affiliation_strings":["Informatics Institute, Universidade Federal do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, Universidade Federal do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082184847","display_name":"Tatiana Santos","orcid":"https://orcid.org/0000-0001-5081-2419"},"institutions":[{"id":"https://openalex.org/I207417044","display_name":"Universidade de Santa Cruz do Sul","ror":"https://ror.org/04zayvt43","country_code":"BR","type":"education","lineage":["https://openalex.org/I207417044"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Tatiana G. S. Santos","raw_affiliation_strings":["Informatics Institute, Universidade de Santa Cruz do Sul, Santa Cruz do Sul, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, Universidade de Santa Cruz do Sul, Santa Cruz do Sul, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I207417044"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079249940"],"corresponding_institution_ids":["https://openalex.org/I130442723","https://openalex.org/I170935008"],"apc_list":null,"apc_paid":null,"fwci":1.8331,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.87252483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8227088451385498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7612744569778442},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7395651340484619},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6584826707839966},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.60572749376297},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5928816199302673},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5681415796279907},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5512087941169739},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5230497121810913},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45885398983955383},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.4551506042480469},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.44852274656295776},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4292062222957611},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33748024702072144},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3024643659591675},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2925100326538086},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11753839254379272},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09963357448577881}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8227088451385498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7612744569778442},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7395651340484619},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6584826707839966},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.60572749376297},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5928816199302673},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5681415796279907},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5512087941169739},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5230497121810913},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45885398983955383},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.4551506042480469},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44852274656295776},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4292062222957611},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33748024702072144},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3024643659591675},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2925100326538086},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11753839254379272},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09963357448577881},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1496940124","https://openalex.org/W1503001724","https://openalex.org/W1581868788","https://openalex.org/W1979566015","https://openalex.org/W1991201712","https://openalex.org/W2020465766","https://openalex.org/W2050952165","https://openalex.org/W2083838623","https://openalex.org/W2089155985","https://openalex.org/W2102212371","https://openalex.org/W2103839010","https://openalex.org/W2145252892","https://openalex.org/W2149213522","https://openalex.org/W2157985422","https://openalex.org/W2163590199","https://openalex.org/W2538847074","https://openalex.org/W2611640388","https://openalex.org/W2914113053","https://openalex.org/W2917634273","https://openalex.org/W4244034697","https://openalex.org/W4247438847","https://openalex.org/W6647897629","https://openalex.org/W6675235662","https://openalex.org/W6684204203"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W1574948540"],"abstract_inverted_index":{"For":[0,36],"the":[1,7,39],"next":[2],"generation":[3],"of":[4,41,49],"multi-core":[5],"processors,":[6],"on-chip":[8],"interconnection":[9],"networks":[10],"must":[11,24],"be":[12,25],"efficient":[13],"to":[14,31,45,57],"achieve":[15],"high":[16,82],"data":[17],"throughput":[18],"and":[19,27,81],"performance.":[20,83],"Moreover,":[21],"these":[22],"interconnections":[23],"flexible":[26],"scalable":[28],"in":[29,55],"order":[30,56],"provide":[32],"parallel":[33],"on-demand":[34],"computing.":[35],"this":[37,42],"reason,":[38],"goal":[40],"paper":[43],"is":[44],"present":[46],"design":[47],"decisions":[48],"a":[50,74],"multi-cluster":[51,68],"NoC":[52],"(MCNoC)":[53],"architecture":[54],"support":[58],"collective":[59],"communication":[60],"patterns":[61],"through":[62],"topology":[63],"reconfiguration":[64],"on":[65],"an":[66],"FPGA-based":[67],"chip.":[69],"The":[70],"MCNoCpsilas":[71],"results":[72],"show":[73],"small":[75],"area":[76],"occupation,":[77],"low":[78],"power":[79],"consumption":[80]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}