{"id":"https://openalex.org/W2115957593","doi":"https://doi.org/10.1109/fpl.2008.4629899","title":"Increasing the level of abstraction in FPGA-based designs","display_name":"Increasing the level of abstraction in FPGA-based designs","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2115957593","doi":"https://doi.org/10.1109/fpl.2008.4629899","mag":"2115957593"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000486088","display_name":"Martin Dan\u011bk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Martin Danek","raw_affiliation_strings":["Department of Signal Processing, Institute of Information Theory and Automation, UTIA AV CR, Czech Republic","Dept. of Signal Process., Inst. of Inf. Theor. & Autom., Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, Institute of Information Theory and Automation, UTIA AV CR, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Dept. of Signal Process., Inst. of Inf. Theor. & Autom., Prague","institution_ids":["https://openalex.org/I4210119419"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103751710","display_name":"Jir\u0306\u00ed Kadlec","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Kadlec","raw_affiliation_strings":["Department of Signal Processing, Institute of Information Theory and Automation, UTIA AV CR, Czech Republic","Dept. of Signal Process., Inst. of Inf. Theor. & Autom., Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, Institute of Information Theory and Automation, UTIA AV CR, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Dept. of Signal Process., Inst. of Inf. Theor. & Autom., Prague","institution_ids":["https://openalex.org/I4210119419"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072165834","display_name":"Roman Bartosi\u0144ski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Roman Bartosinski","raw_affiliation_strings":["Department of Signal Processing, Institute of Information Theory and Automation, UTIA AV CR, Czech Republic","Dept. of Signal Process., Inst. of Inf. Theor. & Autom., Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, Institute of Information Theory and Automation, UTIA AV CR, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Dept. of Signal Process., Inst. of Inf. Theor. & Autom., Prague","institution_ids":["https://openalex.org/I4210119419"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026808753","display_name":"Luk\u00e1\u0161 Kohout","orcid":"https://orcid.org/0000-0002-4339-5693"},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Lukas Kohout","raw_affiliation_strings":["Department of Signal Processing, Institute of Information Theory and Automation, UTIA AV CR, Czech Republic","Dept. of Signal Process., Inst. of Inf. Theor. & Autom., Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, Institute of Information Theory and Automation, UTIA AV CR, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Dept. of Signal Process., Inst. of Inf. Theor. & Autom., Prague","institution_ids":["https://openalex.org/I4210119419"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210119419"],"apc_list":null,"apc_paid":null,"fwci":1.3152,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.79648094,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.814720869064331},{"id":"https://openalex.org/keywords/composability","display_name":"Composability","score":0.7510243654251099},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7029721140861511},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7013840079307556},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6763869524002075},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6724700927734375},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5382859706878662},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5297102928161621},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4605923891067505},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.42384153604507446},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.33968621492385864},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32022249698638916},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.22014066576957703}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.814720869064331},{"id":"https://openalex.org/C2778814252","wikidata":"https://www.wikidata.org/wiki/Q5156715","display_name":"Composability","level":2,"score":0.7510243654251099},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7029721140861511},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7013840079307556},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6763869524002075},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6724700927734375},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5382859706878662},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5297102928161621},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4605923891067505},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42384153604507446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.33968621492385864},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32022249698638916},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.22014066576957703},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2008.4629899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.567.8491","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.567.8491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://library.utia.cas.cz/separaty/2008/ZS/danek-increasing the level of abstraction in fpga-based designes.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1523613876","https://openalex.org/W1555915743","https://openalex.org/W1998397189","https://openalex.org/W2006316632","https://openalex.org/W2012252449","https://openalex.org/W2050952165","https://openalex.org/W2091734216","https://openalex.org/W2115002670","https://openalex.org/W2117444754","https://openalex.org/W2127306778","https://openalex.org/W2128454349","https://openalex.org/W2146188244","https://openalex.org/W2148272598"],"related_works":["https://openalex.org/W2383601311","https://openalex.org/W2388607015","https://openalex.org/W186132510","https://openalex.org/W2542453320","https://openalex.org/W2630947271","https://openalex.org/W2159423485","https://openalex.org/W2169571474","https://openalex.org/W4236340819","https://openalex.org/W3042161599","https://openalex.org/W4283065670"],"abstract_inverted_index":{"Traditional":[0],"design":[1,22,42,99],"techniques":[2],"for":[3],"FPGAs":[4],"are":[5,64],"based":[6,94],"on":[7,95,108],"using":[8],"hardware":[9,61],"description":[10],"languages,":[11],"with":[12],"functional":[13],"and":[14,24,83,88,111],"post-place-and-route":[15],"simulation":[16],"as":[17],"a":[18,57],"means":[19],"to":[20,33,39,66],"check":[21],"correctness":[23],"remove":[25],"detected":[26],"errors.":[27],"With":[28],"large":[29],"complexity":[30],"of":[31,49,56,103],"things":[32],"be":[34],"designed":[35],"it":[36],"is":[37,93,106],"necessary":[38,54],"introduce":[40],"new":[41],"approaches":[43],"that":[44,62,74],"will":[45],"increase":[46],"the":[47,53,104],"level":[48],"abstraction":[50],"while":[51],"maintaining":[52],"efficiency":[55,102],"computation":[58],"performed":[59],"in":[60,79],"we":[63],"used":[65],"today.":[67],"This":[68],"paper":[69],"presents":[70],"one":[71],"such":[72],"methodology":[73,92,105],"builds":[75],"upon":[76],"existing":[77],"research":[78],"multithreading,":[80],"object":[81],"composability":[82],"encapsulation,":[84],"partial":[85],"runtime":[86],"reconfiguration,":[87],"self":[89],"adaptation.":[90],"The":[91,101],"currently":[96],"available":[97],"FPGA":[98],"tools.":[100],"evaluated":[107],"basic":[109],"vector":[110],"matrix":[112],"operations.":[113]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}