{"id":"https://openalex.org/W2080146741","doi":"https://doi.org/10.1109/fpl.2007.4380769","title":"FPGA Based Sparse Matrix Vector Multiplication using Commodity DRAM Memory","display_name":"FPGA Based Sparse Matrix Vector Multiplication using Commodity DRAM Memory","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2080146741","doi":"https://doi.org/10.1109/fpl.2007.4380769","mag":"2080146741"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003800161","display_name":"David Gregg","orcid":"https://orcid.org/0000-0003-3782-4612"},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"David Gregg","raw_affiliation_strings":["School of Engineering, Trinity College, Dublin, Ireland","Trinity Coll Dublin"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Trinity College, Dublin, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity Coll Dublin","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103514370","display_name":"Colm Mc Sweeney","orcid":null},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Colm Mc Sweeney","raw_affiliation_strings":["School of Engineering, Trinity College, Dublin, Ireland","Trinity Coll Dublin"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Trinity College, Dublin, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity Coll Dublin","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003732477","display_name":"Ciar\u00e1n McElroy","orcid":null},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Ciaran McElroy","raw_affiliation_strings":["School of Engineering, Trinity College, Dublin, Ireland","Trinity Coll Dublin"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Trinity College, Dublin, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity Coll Dublin","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090176537","display_name":"Fergal Connor","orcid":null},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Fergal Connor","raw_affiliation_strings":["School of Engineering, Trinity College, Dublin, Ireland","Trinity Coll Dublin"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Trinity College, Dublin, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity Coll Dublin","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026850708","display_name":"S\u00e9amas McGettrick","orcid":null},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Seamas McGettrick","raw_affiliation_strings":["School of Engineering, Trinity College, Dublin, Ireland","Trinity Coll Dublin"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Trinity College, Dublin, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity Coll Dublin","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031303419","display_name":"David Moloney","orcid":"https://orcid.org/0000-0001-6969-0175"},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"David Moloney","raw_affiliation_strings":["School of Engineering, Trinity College, Dublin, Ireland","Trinity Coll Dublin"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Trinity College, Dublin, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity Coll Dublin","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111887284","display_name":"Dermot Geraghty","orcid":null},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Dermot Geraghty","raw_affiliation_strings":["School of Engineering, Trinity College, Dublin, Ireland","Trinity Coll Dublin"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Trinity College, Dublin, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity Coll Dublin","institution_ids":["https://openalex.org/I205274468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5003800161"],"corresponding_institution_ids":["https://openalex.org/I205274468"],"apc_list":null,"apc_paid":null,"fwci":0.95,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.76598071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"786","last_page":"791"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7129794359207153},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6985315084457397},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6652708053588867},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5531144738197327},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5371518731117249},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.5007834434509277},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4722133278846741},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.46884050965309143},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46808677911758423},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.44642189145088196},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3987720012664795},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3572019934654236},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.34108594059944153},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31178975105285645}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7129794359207153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6985315084457397},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6652708053588867},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5531144738197327},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5371518731117249},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.5007834434509277},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4722133278846741},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.46884050965309143},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46808677911758423},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.44642189145088196},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3987720012664795},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3572019934654236},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.34108594059944153},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31178975105285645},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2007.4380769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1518969538","https://openalex.org/W1653630692","https://openalex.org/W1768849904","https://openalex.org/W1842467025","https://openalex.org/W1981252059","https://openalex.org/W1987393840","https://openalex.org/W2035080386","https://openalex.org/W2069114015","https://openalex.org/W2095420020","https://openalex.org/W2111217741","https://openalex.org/W2111509133","https://openalex.org/W2152567198","https://openalex.org/W2167868137","https://openalex.org/W2333806021","https://openalex.org/W6630991115","https://openalex.org/W6636930873","https://openalex.org/W6684509964"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W4392590355","https://openalex.org/W2269474412","https://openalex.org/W4211178602","https://openalex.org/W2433923775"],"abstract_inverted_index":{"Sparse":[0],"matrix":[1],"by":[2,36,84],"vector":[3],"multiplication":[4],"(SMV)":[5],"is":[6,46],"a":[7,105,118],"key":[8],"operation":[9],"of":[10,29,40,94,130],"many":[11],"scientific":[12],"and":[13,138],"engineering":[14],"applications.":[15],"Field":[16],"Programmable":[17],"Gate":[18],"Arrays":[19],"(FPGAs)":[20],"have":[21],"the":[22,27,58,63,92,131],"potential":[23],"to":[24,56],"significantly":[25],"improve":[26],"performance":[28],"computationally":[30],"intensive":[31],"applications":[32],"which":[33,60],"are":[34],"dominated":[35],"SMV.":[37],"A":[38],"shortcoming":[39],"most":[41],"existing":[42],"FPGA":[43],"SMV":[44,95,115],"implementations":[45],"that":[47,109,141],"they":[48],"use":[49,135],"on-chip":[50],"Block":[51],"RAM":[52],"or":[53],"external":[54,123],"SRAM":[55],"store":[57],"matrix,":[59],"severely":[61],"limits":[62],"problem":[64,93],"size.":[65],"Real":[66],"applications,":[67],"such":[68],"as":[69],"Finite":[70],"Element":[71],"Analysis":[72],"(FEA),":[73],"require":[74],"large":[75,97,114],"memories.":[76],"Realistically":[77],"this":[78,88],"capacity":[79],"can":[80],"only":[81],"be":[82],"provided":[83],"commodity":[85,100],"DRAM.":[86],"In":[87],"paper":[89],"we":[90],"address":[91],"for":[96,113,134],"matrices":[98],"using":[99,121],"memory.":[101,124],"We":[102,125],"implement":[103],"SPAR,":[104],"special":[106],"purpose":[107],"architecture":[108,133],"was":[110],"previously":[111],"proposed":[112],"computations":[116],"in":[117],"VLSI":[119],"co-processor":[120],"cheap":[122],"present":[126],"an":[127],"empirical":[128],"evaluation":[129],"SPAR":[132],"on":[136],"FPGAs":[137],"highlight":[139],"challenges":[140],"arise":[142],"when":[143],"tackling":[144],"realistic":[145],"FEA":[146],"problems.":[147]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}