{"id":"https://openalex.org/W2117041600","doi":"https://doi.org/10.1109/fpl.2007.4380768","title":"Microarchitectural Enhancements for Configurable Multi-Threaded Soft Processors","display_name":"Microarchitectural Enhancements for Configurable Multi-Threaded Soft Processors","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2117041600","doi":"https://doi.org/10.1109/fpl.2007.4380768","mag":"2117041600"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069882338","display_name":"Roger Moussali","orcid":null},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":true,"raw_author_name":"Roger Moussali","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","American University of Beirut, Beirut"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]},{"raw_affiliation_string":"American University of Beirut, Beirut","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007802338","display_name":"Nabil Ghanem","orcid":null},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Nabil Ghanem","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","American University of Beirut, Beirut"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]},{"raw_affiliation_string":"American University of Beirut, Beirut","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112793176","display_name":"Mazen A. R. Saghir","orcid":null},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Mazen A. R. Saghir","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","American University of Beirut, Beirut"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]},{"raw_affiliation_string":"American University of Beirut, Beirut","institution_ids":["https://openalex.org/I98635879"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069882338"],"corresponding_institution_ids":["https://openalex.org/I98635879"],"apc_list":null,"apc_paid":null,"fwci":1.2707,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.81517584,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"782","last_page":"785"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.891135573387146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8712643980979919},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7527281045913696},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6827346682548523},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.6302914619445801},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5707124471664429},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5395582914352417},{"id":"https://openalex.org/keywords/yarn","display_name":"Yarn","score":0.5268517732620239},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4467419683933258},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44246968626976013},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42127394676208496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3698759377002716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.05641639232635498}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.891135573387146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8712643980979919},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7527281045913696},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6827346682548523},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.6302914619445801},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5707124471664429},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5395582914352417},{"id":"https://openalex.org/C2778787235","wikidata":"https://www.wikidata.org/wiki/Q49007","display_name":"Yarn","level":2,"score":0.5268517732620239},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4467419683933258},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44246968626976013},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42127394676208496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3698759377002716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.05641639232635498},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2007.4380768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.546.2534","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.546.2534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://staff.aub.edu.lb/~mazen/publications/ref_conferences/rcp_2007_003/FPL2007.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1482836228","https://openalex.org/W2050952165","https://openalex.org/W2121076909","https://openalex.org/W2139836711"],"related_works":["https://openalex.org/W2097410296","https://openalex.org/W3149034384","https://openalex.org/W2497398711","https://openalex.org/W2150450196","https://openalex.org/W4250432526","https://openalex.org/W2057234250","https://openalex.org/W2101536355","https://openalex.org/W2133675875","https://openalex.org/W2094754158","https://openalex.org/W1558769186"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,17,27,44,70],"number":[4],"of":[5,29,38,65],"microarchitectural":[6],"techniques":[7],"for":[8,33,48],"supporting":[9,49],"multithreading":[10],"in":[11],"soft":[12],"processor":[13,72],"cores.":[14],"These":[15],"include":[16,88],"new":[18],"thread":[19],"scheduler":[20],"that":[21,59,75,87],"combines":[22],"interleaved":[23],"and":[24,43,80],"block":[25],"multithreading;":[26],"table":[28],"operation":[30],"latencies":[31],"(TOOL)":[32],"determining":[34],"instruction":[35],"latencies;":[36],"support":[37],"arbitrary-latency":[39],"custom":[40],"computational":[41],"units;":[42],"multibanked":[45],"register":[46],"file":[47],"simultaneous":[50],"write-back":[51],"operations":[52],"from":[53],"different":[54],"threads.":[55],"Our":[56],"results":[57],"show":[58],"four-way,":[60],"multithreaded,":[61],"processors":[62],"achieve":[63],"speedups":[64],"up":[66,81],"to":[67,82],"26%":[68],"over":[69],"single-threaded":[71],"executing":[73,85],"benchmarks":[74,86],"only":[76],"use":[77],"regular":[78],"instructions,":[79],"47%":[83],"when":[84],"long-latency":[89],"instructions.":[90]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}