{"id":"https://openalex.org/W2097792222","doi":"https://doi.org/10.1109/fpl.2007.4380747","title":"An OCM Based Shared Memory Controller for Virtex 4","display_name":"An OCM Based Shared Memory Controller for Virtex 4","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2097792222","doi":"https://doi.org/10.1109/fpl.2007.4380747","mag":"2097792222"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098093394","display_name":"Bas Breijer","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Bas Breijer","raw_affiliation_strings":["Computer Engineering, EEMCS, Delft University of Technnology, Delft, Netherlands","Delft Univ. of Technol., Delft#TAB#"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, EEMCS, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft Univ. of Technol., Delft#TAB#","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111975701","display_name":"Filipa Duarte","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Filipa Duarte","raw_affiliation_strings":["Computer Engineering, EEMCS, Delft University of Technnology, Delft, Netherlands","Delft Univ. of Technol., Delft#TAB#"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, EEMCS, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft Univ. of Technol., Delft#TAB#","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036463224","display_name":"Stephan Wong","orcid":"https://orcid.org/0000-0003-3521-2612"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Stephan Wong","raw_affiliation_strings":["Computer Engineering, EEMCS, Delft University of Technnology, Delft, Netherlands","Delft Univ. of Technol., Delft#TAB#"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, EEMCS, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft Univ. of Technol., Delft#TAB#","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5098093394"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.3366,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66878055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"692","last_page":"696"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7650956511497498},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.7620218992233276},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6709349155426025},{"id":"https://openalex.org/keywords/address-bus","display_name":"Address bus","score":0.6643574237823486},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6465351581573486},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.5714996457099915},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.5461061000823975},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.5357491374015808},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5060238242149353},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.4952370226383209},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4933547079563141},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46993714570999146},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4670385718345642},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.45975565910339355},{"id":"https://openalex.org/keywords/can-bus","display_name":"CAN bus","score":0.4295569658279419},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2756628096103668},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20125049352645874},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13610857725143433}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7650956511497498},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.7620218992233276},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6709349155426025},{"id":"https://openalex.org/C54714250","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Address bus","level":3,"score":0.6643574237823486},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6465351581573486},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.5714996457099915},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.5461061000823975},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.5357491374015808},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5060238242149353},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.4952370226383209},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4933547079563141},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46993714570999146},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4670385718345642},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.45975565910339355},{"id":"https://openalex.org/C201762086","wikidata":"https://www.wikidata.org/wiki/Q728183","display_name":"CAN bus","level":2,"score":0.4295569658279419},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2756628096103668},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20125049352645874},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13610857725143433},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2007.4380747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.81.2547","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.81.2547","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.et.tudelft.nl/publicationfiles/1346_700_fpl07_bas-compatible.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1789030542","https://openalex.org/W2015638589","https://openalex.org/W2095957868","https://openalex.org/W2097215759","https://openalex.org/W2115172404","https://openalex.org/W2120710490","https://openalex.org/W2146188244","https://openalex.org/W2157340037","https://openalex.org/W2188986601","https://openalex.org/W2294693415","https://openalex.org/W2536173599","https://openalex.org/W4252216677","https://openalex.org/W6654128407","https://openalex.org/W6677264922","https://openalex.org/W6687052481"],"related_works":["https://openalex.org/W4245683708","https://openalex.org/W2185658074","https://openalex.org/W1980283343","https://openalex.org/W2907559171","https://openalex.org/W2154365368","https://openalex.org/W2049646255","https://openalex.org/W2386568907","https://openalex.org/W2097792222","https://openalex.org/W2546004996","https://openalex.org/W1751300046"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,54],"shared":[6,118],"instruction":[7,119],"and":[8,120],"data":[9,121],"memory":[10,31,56,122],"controller":[11,32,123],"for":[12],"the":[13,19,23,30,36,49,60,63,78,95,101,106,109,117,125,136],"On-Chip":[14],"Memory":[15],"(OCM)":[16],"bus":[17,51,65,102],"of":[18,29,62,80,97,108],"PowerPC":[20],"embedded":[21],"in":[22],"Virtex-4":[24],"chip.":[25],"The":[26],"traditional":[27],"design":[28,47,85],"is":[33,42,53,86],"implemented":[34],"on":[35,94,100,105,124],"Processor":[37],"Local":[38],"Bus":[39],"(PLB),":[40],"which":[41,52],"an":[43,129],"undeterministic":[44],"bus.":[45,57],"Our":[46],"utilizes":[48],"OCM":[50,64,126],"dedicated":[55],"As":[58],"such,":[59],"use":[61],"allows":[66],"larger":[67],"off-chip":[68],"memories":[69],"(compared":[70],"to":[71,74,133],"internal":[72],"BRAMs)":[73],"be":[75],"connected":[76,98,110],"without":[77],"overhead":[79],"PLB":[81,137],"arbitration.":[82],"Moreover,":[83],"our":[84],"advantageous":[87],"because":[88],"its":[89],"performance":[90],"does":[91],"not":[92],"depend":[93],"number":[96],"peripherals":[99],"but":[103],"merely":[104],"delay":[107],"DDR":[111],"memory.":[112],"Results":[113],"indicate":[114],"that,":[115],"using":[116],"bus,":[127],"introduces":[128],"improvement":[130],"from":[131],"6%":[132],"13%":[134],"over":[135],"based":[138],"design.":[139]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}