{"id":"https://openalex.org/W2004496593","doi":"https://doi.org/10.1109/fpl.2007.4380743","title":"Implementation of Low Frequency Finite State Machines using the Virtex SRL16 Primitive","display_name":"Implementation of Low Frequency Finite State Machines using the Virtex SRL16 Primitive","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2004496593","doi":"https://doi.org/10.1109/fpl.2007.4380743","mag":"2004496593"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079400581","display_name":"Irwin O. Kennedy","orcid":null},"institutions":[{"id":"https://openalex.org/I1322087612","display_name":"Alcatel Lucent (Germany)","ror":"https://ror.org/00c5mwp75","country_code":"DE","type":"company","lineage":["https://openalex.org/I1322087612"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Irwin O. Kennedy","raw_affiliation_strings":["Bell Laboratories Ireland, Alcatel-Lucent, Dublin, Ireland","Alcatel-Lucent Dublin"],"affiliations":[{"raw_affiliation_string":"Bell Laboratories Ireland, Alcatel-Lucent, Dublin, Ireland","institution_ids":[]},{"raw_affiliation_string":"Alcatel-Lucent Dublin","institution_ids":["https://openalex.org/I1322087612"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5079400581"],"corresponding_institution_ids":["https://openalex.org/I1322087612"],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60950393,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":null,"first_page":"675","last_page":"678"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.8235837817192078},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7613850235939026},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7577017545700073},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7456585764884949},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6828992366790771},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.652973473072052},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6305643320083618},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5538005828857422},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48536741733551025},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42973899841308594},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40416407585144043},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3474584221839905},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.336697518825531},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3300400376319885},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21865388751029968},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18461844325065613},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13206449151039124}],"concepts":[{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.8235837817192078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7613850235939026},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7577017545700073},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7456585764884949},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6828992366790771},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.652973473072052},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6305643320083618},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5538005828857422},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48536741733551025},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42973899841308594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40416407585144043},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3474584221839905},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.336697518825531},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3300400376319885},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21865388751029968},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18461844325065613},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13206449151039124},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2007.4380743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2124766622","https://openalex.org/W4230480419"],"related_works":["https://openalex.org/W2376859990","https://openalex.org/W2912704652","https://openalex.org/W1576787868","https://openalex.org/W2803475965","https://openalex.org/W3026940965","https://openalex.org/W2144044430","https://openalex.org/W1991576731","https://openalex.org/W2102930677","https://openalex.org/W4224232716","https://openalex.org/W4232940367"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,33,56],"novel":[4],"technique":[5,28,57,88],"for":[6,54],"implementing":[7],"finite":[8],"state":[9],"machines":[10],"using":[11,48],"the":[12,18,21,27,59,76],"Xilinx":[13],"Virtex":[14],"SRL16":[15],"primitive.":[16],"In":[17],"spirit":[19],"of":[20,61,75,83],"term":[22],"first":[23],"introduced":[24],"in":[25,66],"[1],":[26],"may":[29],"be":[30],"described":[31],"as":[32],"\"hardware":[34],"decelerator\".":[35],"The":[36,51,87],"idea":[37],"is":[38,58],"to":[39,45,85],"exploit":[40],"spare":[41,62],"block":[42],"RAM":[43],"resources":[44],"implement":[46],"FSMs":[47],"fewer":[49],"LUTs.":[50],"background":[52],"rationale":[53],"such":[55],"availability":[60],"BRAMs":[63],"`for":[64],"free'":[65],"Platform":[67],"FPGAs.":[68],"Benchmarks":[69],"and":[70,98],"two":[71],"detailed":[72],"case":[73],"studies":[74],"concept":[77],"are":[78],"presented":[79],"demonstrating":[80],"LUT":[81],"savings":[82],"up":[84],"90%.":[86],"enables":[89],"greater":[90],"design":[91],"mapping":[92],"flexibility":[93],"whilst":[94],"still":[95],"meeting":[96],"function":[97],"timing":[99],"requirements.":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}