{"id":"https://openalex.org/W2121222579","doi":"https://doi.org/10.1109/fpl.2007.4380741","title":"Efficient Modeling and Floorplanning of Embedded-FPGA Fabric","display_name":"Efficient Modeling and Floorplanning of Embedded-FPGA Fabric","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2121222579","doi":"https://doi.org/10.1109/fpl.2007.4380741","mag":"2121222579"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056146508","display_name":"Sumanta Chaudhuri","orcid":"https://orcid.org/0000-0002-8337-079X"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Sumanta Chaudhuri","raw_affiliation_strings":["T\u00e9l\u00e9com Paris Technology, Paris, France","COMELEC - D\u00e9partement Communications & Electronique (46 rue Barrault F-75634 Paris Cedex 13 - France)","SSH - Secure and Safe Hardware (T\u00e9l\u00e9com Paris 19 Place Marguerite Perey 91120 Palaiseau - France)"],"affiliations":[{"raw_affiliation_string":"T\u00e9l\u00e9com Paris Technology, Paris, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"COMELEC - D\u00e9partement Communications & Electronique (46 rue Barrault F-75634 Paris Cedex 13 - France)","institution_ids":[]},{"raw_affiliation_string":"SSH - Secure and Safe Hardware (T\u00e9l\u00e9com Paris 19 Place Marguerite Perey 91120 Palaiseau - France)","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054213189","display_name":"Jean\u2010Luc Danger","orcid":"https://orcid.org/0000-0001-5063-7964"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Luc Danger","raw_affiliation_strings":["T\u00e9l\u00e9com Paris Technology, Paris, France","COMELEC - D\u00e9partement Communications & Electronique (46 rue Barrault F-75634 Paris Cedex 13 - France)","SSH - Secure and Safe Hardware (T\u00e9l\u00e9com Paris 19 Place Marguerite Perey 91120 Palaiseau - France)"],"affiliations":[{"raw_affiliation_string":"T\u00e9l\u00e9com Paris Technology, Paris, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"COMELEC - D\u00e9partement Communications & Electronique (46 rue Barrault F-75634 Paris Cedex 13 - France)","institution_ids":[]},{"raw_affiliation_string":"SSH - Secure and Safe Hardware (T\u00e9l\u00e9com Paris 19 Place Marguerite Perey 91120 Palaiseau - France)","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008439372","display_name":"Sylvain Guilley","orcid":"https://orcid.org/0000-0002-5044-3534"},"institutions":[{"id":"https://openalex.org/I1902872","display_name":"EURECOM","ror":"https://ror.org/00sse7z02","country_code":"FR","type":"education","lineage":["https://openalex.org/I1902872","https://openalex.org/I205703379"]},{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sylvain Guilley","raw_affiliation_strings":["T\u00e9l\u00e9com Paris Technology, Paris, France","COMELEC - D\u00e9partement Communications & Electronique (46 rue Barrault F-75634 Paris Cedex 13 - France)","LabSoC - System on Chip (T\u00e9l\u00e9com Paris (Eurecom) Sophia Antipolis - France)"],"affiliations":[{"raw_affiliation_string":"T\u00e9l\u00e9com Paris Technology, Paris, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"COMELEC - D\u00e9partement Communications & Electronique (46 rue Barrault F-75634 Paris Cedex 13 - France)","institution_ids":[]},{"raw_affiliation_string":"LabSoC - System on Chip (T\u00e9l\u00e9com Paris (Eurecom) Sophia Antipolis - France)","institution_ids":["https://openalex.org/I1902872","https://openalex.org/I12356871"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056146508"],"corresponding_institution_ids":["https://openalex.org/I12356871"],"apc_list":null,"apc_paid":null,"fwci":1.4352,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83347405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"c 20","issue":null,"first_page":"665","last_page":"669"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8712664842605591},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8626823425292969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6996248960494995},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.694137454032898},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6858261823654175},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5534192323684692},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5229240655899048},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4812328815460205},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.45252081751823425},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43180012702941895},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4262329638004303},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4137878119945526},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07279157638549805},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0668644905090332}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8712664842605591},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8626823425292969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6996248960494995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.694137454032898},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6858261823654175},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5534192323684692},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5229240655899048},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4812328815460205},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.45252081751823425},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43180012702941895},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4262329638004303},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4137878119945526},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07279157638549805},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0668644905090332},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2007.4380741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.127.7642","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.127.7642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.tsi.enst.fr/publications/enst/inproceedings-2007-7373.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-04510607v1","is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-04510607","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications, Aug 2007, Amsterdam, Netherlands. pp.665-669, ⟨10.1109/FPL.2007.4380741⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1481987700","https://openalex.org/W2100580949","https://openalex.org/W2111427553","https://openalex.org/W2112357703","https://openalex.org/W2121903852","https://openalex.org/W2139637699","https://openalex.org/W2159741920","https://openalex.org/W2165739463","https://openalex.org/W6628954165","https://openalex.org/W6680692090","https://openalex.org/W6683184667"],"related_works":["https://openalex.org/W4255072499","https://openalex.org/W4245901115","https://openalex.org/W2535403365","https://openalex.org/W1486911645","https://openalex.org/W2113648965","https://openalex.org/W2091330445","https://openalex.org/W2476941693","https://openalex.org/W2387024331","https://openalex.org/W2099626978","https://openalex.org/W2148243454"],"abstract_inverted_index":{"In":[0],"this":[1,86],"paper":[2],"we":[3,52],"present":[4,53],"an":[5,54,77],"automatic":[6,31],"design":[7,23],"flow":[8,24],"for":[9,57,81],"generating":[10],"customized":[11],"embedded":[12,78],"FPGA":[13,38,80],"(eFPGA)":[14],"fabric":[15],"and":[16,30,45,51],"a":[17,72],"domain":[18],"specific":[19],"SOC+eFPGA":[20],"architecture.":[21],"This":[22],"encompasses":[25],"both":[26],"the":[27],"eFPGA":[28],"user":[29],"layout":[32],"generator":[33],"perspectives.":[34],"We":[35],"discuss":[36],"generic":[37],"modeling":[39],"based":[40],"on":[41],"VPR":[42],"tool,":[43],"simulation":[44],"high-level":[46],"models":[47],"of":[48,71],"reconfigurable":[49],"components,":[50],"innovative":[55],"floor-planing":[56],"island":[58],"style":[59],"FPGAs":[60],"using":[61],"rectilinear":[62],"macros.":[63],"Several":[64],"system":[65],"integration":[66],"issues":[67],"are":[68],"highlighted.":[69],"Layout":[70],"real":[73],"life":[74],"SOC":[75],"with":[76,85],"RTR":[79],"cryptographic":[82],"applications,":[83],"designed":[84],"flow,":[87],"is":[88],"also":[89],"presented.":[90]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}