{"id":"https://openalex.org/W1997120397","doi":"https://doi.org/10.1109/fpl.2007.4380737","title":"High Level Abstraction Language as an Alternative to Embedded Processors for Internet Packet Processing in FPGA","display_name":"High Level Abstraction Language as an Alternative to Embedded Processors for Internet Packet Processing in FPGA","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W1997120397","doi":"https://doi.org/10.1109/fpl.2007.4380737","mag":"1997120397"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380737","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078600354","display_name":"Tom\u00e1\u0161 D\u011bdek","orcid":"https://orcid.org/0000-0001-7269-2307"},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Tomas Dedek","raw_affiliation_strings":["CESNET z.s.p.o., Prague, Czech Republic","CESNET z. s. p. o., Zikova 4, 160 00 Prague 6, Czech Republic. email: dedek@liberouter.org"],"affiliations":[{"raw_affiliation_string":"CESNET z.s.p.o., Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]},{"raw_affiliation_string":"CESNET z. s. p. o., Zikova 4, 160 00 Prague 6, Czech Republic. email: dedek@liberouter.org","institution_ids":["https://openalex.org/I54634078"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101714775","display_name":"Tom\u00e1\u0161 Mart\u00ednek","orcid":"https://orcid.org/0000-0003-3118-8475"},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Tomas Martinek","raw_affiliation_strings":["CESNET z.s.p.o., Prague, Czech Republic","CESNET z. s. p. o., Zikova 4, 160 00 Prague 6, Czech Republic. email: martinek@liberouter.org"],"affiliations":[{"raw_affiliation_string":"CESNET z.s.p.o., Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]},{"raw_affiliation_string":"CESNET z. s. p. o., Zikova 4, 160 00 Prague 6, Czech Republic. email: martinek@liberouter.org","institution_ids":["https://openalex.org/I54634078"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054073828","display_name":"Tom\u00e1\u0161 Marek","orcid":"https://orcid.org/0000-0002-0288-2284"},"institutions":[{"id":"https://openalex.org/I4210099857","display_name":"Asisten\u010dn\u00ed Centrum (Czechia)","ror":"https://ror.org/01w3da479","country_code":"CZ","type":"company","lineage":["https://openalex.org/I4210099857"]},{"id":"https://openalex.org/I4210102688","display_name":"ASICentrum (Czechia)","ror":"https://ror.org/018vp6382","country_code":"CZ","type":"company","lineage":["https://openalex.org/I4210102688"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Tomas Marek","raw_affiliation_strings":["ASI Centrum s. r. o., Prague, Czech Republic","ASICentrum s.r.o., Novodvorska 994, 142 21 Prague 4, Czech Republic. email: tomas.marek@asicentrum.cz"],"affiliations":[{"raw_affiliation_string":"ASI Centrum s. r. o., Prague, Czech Republic","institution_ids":["https://openalex.org/I4210099857","https://openalex.org/I4210102688"]},{"raw_affiliation_string":"ASICentrum s.r.o., Novodvorska 994, 142 21 Prague 4, Czech Republic. email: tomas.marek@asicentrum.cz","institution_ids":["https://openalex.org/I4210102688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078600354"],"corresponding_institution_ids":["https://openalex.org/I54634078"],"apc_list":null,"apc_paid":null,"fwci":0.6333,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69828015,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"648","last_page":"651"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8127647638320923},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7528073787689209},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6077036261558533},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5927436947822571},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5444217920303345},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5440735816955566},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47176650166511536},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.43668633699417114},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42106494307518005},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4047238528728485},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3882664442062378},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3627302050590515},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2904648780822754},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15799623727798462},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.10284459590911865},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09566152095794678}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8127647638320923},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7528073787689209},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6077036261558533},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5927436947822571},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5444217920303345},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5440735816955566},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47176650166511536},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.43668633699417114},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42106494307518005},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4047238528728485},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3882664442062378},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3627302050590515},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2904648780822754},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15799623727798462},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.10284459590911865},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09566152095794678},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2007.4380737","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1489069665","https://openalex.org/W2162809802"],"related_works":["https://openalex.org/W2164026451","https://openalex.org/W2806352516","https://openalex.org/W182515070","https://openalex.org/W4367172762","https://openalex.org/W4280644180","https://openalex.org/W4310584696","https://openalex.org/W2547383257","https://openalex.org/W4387540511","https://openalex.org/W1680705574","https://openalex.org/W1986869459"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"investigate":[4],"three":[5],"different":[6,13,19],"realizations":[7,20,23],"of":[8,15,44,55,78,92,100,115,123,136],"the":[9,36,63,66,70,75,79,90,93,98,107,116,121,124,137],"same":[10,64],"block":[11],"from":[12],"points":[14],"view.":[16],"The":[17,49,109],"mentioned":[18],"include":[21],"two":[22],"with":[24,72],"embedded":[25,138],"processors":[26],"(custom":[27],"16-bit":[28,81],"RISC":[29,82],"processor":[30,83],"and":[31,35,59,69,112],"general":[32],"soft-core":[33,73],"processor)":[34],"third":[37],"realization":[38],"uses":[39],"Handel-C":[40,67,94,117],"as":[41],"an":[42],"example":[43],"synthesisable":[45],"high-level":[46],"abstraction":[47],"languages.":[48],"results":[50,128,135],"show":[51],"that":[52],"development":[53,76],"time":[54,77],"complete":[56],"solution":[57],"(HW":[58],"SW)":[60],"is":[61,84,106],"approximately":[62],"for":[65],"design":[68,71,95,118],"processor;":[74],"Custom":[80],"about":[85],"five":[86],"times":[87],"higher.":[88],"Moreover,":[89],"throughput":[91],"measured":[96],"in":[97,103],"number":[99],"bits":[101],"processed":[102],"one":[104],"second":[105],"highest.":[108],"obtained":[110],"frequency":[111],"occupied":[113],"area":[114],"depends":[119],"on":[120],"complexity":[122],"used":[125],"program.":[126],"However,":[127],"are":[129],"comparable":[130],"or":[131],"even":[132],"better":[133],"than":[134],"processors.":[139]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}