{"id":"https://openalex.org/W2077496998","doi":"https://doi.org/10.1109/fpl.2007.4380733","title":"High Level Power Optimization by Type Inference on the Generation of Application Specific Circuits on FPGAs","display_name":"High Level Power Optimization by Type Inference on the Generation of Application Specific Circuits on FPGAs","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2077496998","doi":"https://doi.org/10.1109/fpl.2007.4380733","mag":"2077496998"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380733","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012417502","display_name":"Jos\u00e9 M. Claver","orcid":"https://orcid.org/0000-0002-9617-3453"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. M. Claver","raw_affiliation_strings":["Department of Computer Science, University of Valencia, Burjassot, Spain","Valencia Univ., Burjassot"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Valencia, Burjassot, Spain","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Valencia Univ., Burjassot","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035231654","display_name":"Germ\u00e1n Le\u00f3n","orcid":"https://orcid.org/0000-0002-7687-2126"},"institutions":[{"id":"https://openalex.org/I10902133","display_name":"Universitat Jaume I","ror":"https://ror.org/02ws1xc11","country_code":"ES","type":"education","lineage":["https://openalex.org/I10902133"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Leon","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Jaume, Castellon, Spain","Department of Computer Science and Eng., University Jaume I, Castell\u00f3n, Spain. Email: leon@uji.es"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Jaume, Castellon, Spain","institution_ids":["https://openalex.org/I10902133"]},{"raw_affiliation_string":"Department of Computer Science and Eng., University Jaume I, Castell\u00f3n, Spain. Email: leon@uji.es","institution_ids":["https://openalex.org/I10902133"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10452329,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"629","last_page":"632"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7773637771606445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7492485046386719},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6620496511459351},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6616538763046265},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.6539440155029297},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5876278877258301},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5807108283042908},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4577478766441345},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44501742720603943},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.4390517771244049},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.421854168176651},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3878784775733948},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35394445061683655},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33065396547317505},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.22242212295532227},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14618626236915588},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12930679321289062},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08408206701278687}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7773637771606445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7492485046386719},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6620496511459351},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6616538763046265},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.6539440155029297},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5876278877258301},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5807108283042908},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4577478766441345},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44501742720603943},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.4390517771244049},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.421854168176651},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3878784775733948},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35394445061683655},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33065396547317505},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.22242212295532227},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14618626236915588},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12930679321289062},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08408206701278687},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2007.4380733","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1555327254","https://openalex.org/W2083022823","https://openalex.org/W2149513075","https://openalex.org/W2152180235","https://openalex.org/W2493666250","https://openalex.org/W6633077710"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2366961778","https://openalex.org/W1572721274","https://openalex.org/W1552342889"],"abstract_inverted_index":{"We":[0],"describe":[1],"the":[2,15,30,33,44,48,56,62,71,79,83,88,93,97],"optimization":[3],"of":[4,18,32,39,50,55,64,75,108],"power":[5,113],"consumption":[6,114],"obtained":[7,57],"by":[8,61,117],"a":[9,37],"high":[10],"level":[11],"environment":[12,68],"developed":[13],"for":[14],"automatic":[16],"generation":[17],"application":[19],"specific":[20],"circuits":[21,100],"on":[22,29],"FPGA.":[23],"The":[24,53],"methodology":[25],"used":[26],"is":[27,59,115],"based":[28],"transformation":[31],"whole":[34],"algorithm":[35],"in":[36,92,105],"graph":[38],"LUTs":[40],"that":[41],"implements":[42],"all":[43],"required":[45],"operations":[46],"without":[47],"use":[49,63],"library":[51],"components.":[52],"quality":[54],"circuitry":[58],"guaranteed":[60],"\"type":[65],"inference\".":[66],"Our":[67],"automatically":[69],"optimizes":[70],"word-length":[72],"and":[73,77,87,112],"size":[74],"operators,":[76],"at":[78],"same":[80],"time,":[81],"reduces":[82],"internal":[84],"data":[85],"paths":[86],"switching":[89],"activity.":[90],"Thus,":[91],"extreme":[94],"cases":[95],"testes,":[96],"resulting":[98],"generated":[99],"offer":[101],"an":[102],"important":[103],"improvement":[104],"area":[106],"usage":[107],"up":[109,118],"to":[110,119],"95%,":[111],"reduced":[116],"98%.":[120]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}