{"id":"https://openalex.org/W1978381247","doi":"https://doi.org/10.1109/fpl.2007.4380722","title":"Hardware/Software Process Migration and RTL Simulation","display_name":"Hardware/Software Process Migration and RTL Simulation","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W1978381247","doi":"https://doi.org/10.1109/fpl.2007.4380722","mag":"1978381247"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011837134","display_name":"Aric D. Blumer","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Aric D. Blumer","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","Virginia Polytech. Inst. & State Univ., Blacksburg#TAB#"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Virginia Polytech. Inst. & State Univ., Blacksburg#TAB#","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109211045","display_name":"Cameron D. Patterson","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cameron D. Patterson","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","Virginia Polytech. Inst. & State Univ., Blacksburg#TAB#"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Virginia Polytech. Inst. & State Univ., Blacksburg#TAB#","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5011837134"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.3183,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61065927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"585","last_page":"588"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7945727705955505},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7139381170272827},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6216681003570557},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5836703777313232},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5747793912887573},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.541840672492981},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5370136499404907},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5322948098182678},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.528285562992096},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.4165027439594269},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.346574604511261},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33760392665863037},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2279641032218933},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1097014844417572}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7945727705955505},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7139381170272827},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6216681003570557},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5836703777313232},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5747793912887573},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.541840672492981},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5370136499404907},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5322948098182678},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.528285562992096},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.4165027439594269},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.346574604511261},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33760392665863037},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2279641032218933},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1097014844417572},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2007.4380722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.77.6242","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.77.6242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ccm.ece.vt.edu/papers/blumer_2007_FPL07_simulation.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.75,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1813030236","https://openalex.org/W1994639472"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W1760305469"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3,83],"execution":[4],"cache":[5],"that":[6],"uses":[7],"process":[8,61],"migration":[9],"between":[10],"hardware":[11,74],"and":[12],"software":[13,67],"contexts":[14],"by":[15,38],"way":[16],"of":[17,21,29,43,54,91,94],"run-time":[18],"reconfiguration":[19],"(RTR)":[20],"Field":[22],"Programmable":[23],"Gate":[24],"Arrays":[25],"(FPGAs).":[26],"The":[27,78],"feasibility":[28],"such":[30],"a":[31,40,44,55,66,73],"system":[32],"is":[33],"demonstrated":[34],"using":[35],"existing":[36],"FPGAs":[37],"accelerating":[39],"cycle-based":[41],"simulation":[42,60],"Register":[45],"Transfer":[46],"Level":[47],"(RTL)":[48],"design":[49],"description.":[50],"Through":[51],"the":[52,89,95],"use":[53],"common":[56],"instruction":[57],"set,":[58],"each":[59],"may":[62],"be":[63],"run":[64],"in":[65,72],"Virtual":[68],"Machine":[69,76],"(VM)":[70],"or":[71],"Real":[75],"(RM).":[77],"implementation":[79],"provides":[80],"data":[81],"for":[82],"empirical":[84],"model":[85],"used":[86],"to":[87],"examine":[88],"behavior":[90],"unimplemented":[92],"parts":[93],"system.":[96]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}