{"id":"https://openalex.org/W2101673354","doi":"https://doi.org/10.1109/fpl.2007.4380721","title":"Efficient External Memory Interface for Multi-Processor Platforms Realized on FPGA Chips","display_name":"Efficient External Memory Interface for Multi-Processor Platforms Realized on FPGA Chips","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2101673354","doi":"https://doi.org/10.1109/fpl.2007.4380721","mag":"2101673354"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084996361","display_name":"Hristo N. Nikolov","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Hristo Nikolov","raw_affiliation_strings":["LIACS, Leiden University, Netherlands","Leiden University, Leiden,"],"affiliations":[{"raw_affiliation_string":"LIACS, Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden University, Leiden,","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024603788","display_name":"Todor Stefanov","orcid":"https://orcid.org/0000-0001-6006-9366"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Todor Stefanov","raw_affiliation_strings":["LIACS, Leiden University, Netherlands","Leiden University, Leiden,"],"affiliations":[{"raw_affiliation_string":"LIACS, Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden University, Leiden,","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108526301","display_name":"E. Deprettere","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ed Deprettere","raw_affiliation_strings":["LIACS, Leiden University, Netherlands","Leiden University, Leiden,"],"affiliations":[{"raw_affiliation_string":"LIACS, Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden University, Leiden,","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5084996361"],"corresponding_institution_ids":["https://openalex.org/I121797337"],"apc_list":null,"apc_paid":null,"fwci":0.3366,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.67029636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"580","last_page":"584"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8129818439483643},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7188689112663269},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6714000701904297},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.606855034828186},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5661454796791077},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5396037697792053},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5090327262878418},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.49360454082489014},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.48340311646461487},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4123600721359253},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.40597301721572876},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32583218812942505},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23657169938087463},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2277149260044098}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8129818439483643},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7188689112663269},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6714000701904297},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.606855034828186},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5661454796791077},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5396037697792053},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5090327262878418},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.49360454082489014},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.48340311646461487},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4123600721359253},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.40597301721572876},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32583218812942505},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23657169938087463},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2277149260044098},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2007.4380721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.547.5301","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.547.5301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.liacs.nl/~stefanov/pdf/FPL_07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1493456587","https://openalex.org/W1597755753","https://openalex.org/W2123805145","https://openalex.org/W2128391427","https://openalex.org/W2151315618","https://openalex.org/W2168321554","https://openalex.org/W6635964534","https://openalex.org/W6682481782"],"related_works":["https://openalex.org/W2120080222","https://openalex.org/W2150187345","https://openalex.org/W2085023692","https://openalex.org/W2544224778","https://openalex.org/W2540211551","https://openalex.org/W630367077","https://openalex.org/W2774514318","https://openalex.org/W2413864220","https://openalex.org/W2154106283","https://openalex.org/W2101673354"],"abstract_inverted_index":{"The":[0,64,103],"complexity":[1],"of":[2,24,45,70,86,95,117,209],"today's":[3],"embedded":[4,9],"applications":[5],"requires":[6],"modern":[7],"high-performance":[8],"System-on-Chip":[10],"(SoC)":[11],"platforms":[12],"to":[13,57,82,100,181],"be":[14,58,75,83,101,124],"multiprocessor":[15,132,169],"architectures.":[16],"Advances":[17],"in":[18,27,48,60,77,168,201],"FPGA":[19,40,62,80],"technology":[20],"make":[21],"the":[22,39,68,84,93,118,134,140,207,210],"implementation":[23],"such":[25],"architectures":[26,114,122],"a":[28,78,145,173,178,190],"single":[29,79,127],"chip":[30],"(MP-SoC)":[31],"feasible":[32],"and":[33,53,157,186],"very":[34],"appealing.":[35],"In":[36,150],"recent":[37],"years,":[38],"vendors":[41],"integrated":[42],"enormous":[43],"amount":[44,85],"hardware":[46],"resources":[47],"their":[49,61],"FPGAs":[50],"allowing":[51],"larger":[52],"more":[54],"complex":[55],"MPSoCs":[56],"built":[59,76],"fabric.":[63],"main":[65],"limitation":[66],"on":[67],"size":[69],"an":[71,161],"MPSoC":[72],"that":[73],"can":[74],"appears":[81],"on-chip":[87,187],"memory.":[88],"To":[89],"relax":[90],"this":[91,151],"limitation,":[92],"usage":[94],"external":[96,162,185],"(off-chip)":[97],"memory":[98,109,119,163,175,213],"has":[99],"considered.":[102],"state-of-the-art":[104],"development":[105],"tools":[106],"support":[107],"off-chip":[108],"for":[110,126,131,164],"(multi-master)":[111],"shared":[112,135],"bus":[113,136],"with":[115,177],"arbitration":[116,198],"accesses.":[120],"Such":[121],"might":[123],"efficient":[125],"processor":[128],"systems":[129,133,141],"however":[130],"concept":[137],"significantly":[138],"limits":[139],"performance":[142],"even":[143],"if":[144],"DMA":[146,191],"mechanism":[147],"is":[148],"used.":[149],"paper":[152],"we":[153],"present":[154],"our":[155],"approach":[156,194],"interface":[158],"when":[159],"using":[160,189],"inter-processor":[165],"data":[166,183],"communication":[167],"platforms.":[170],"We":[171],"propose":[172],"hierarchical":[174,212],"system":[176,214],"programmable":[179],"controller":[180],"transfer":[182],"between":[184],"memories":[188],"mechanism.":[192],"Our":[193],"does":[195],"not":[196],"require":[197],"which":[199],"results":[200],"better":[202],"overall":[203],"performance.":[204],"Results":[205],"demonstrating":[206],"effectiveness":[208],"proposed":[211],"are":[215],"presented":[216],"as":[217],"well.":[218]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}