{"id":"https://openalex.org/W2130887559","doi":"https://doi.org/10.1109/fpl.2007.4380719","title":"C++ Based Design Flow for Reconfigurable Image Processing Systems","display_name":"C++ Based Design Flow for Reconfigurable Image Processing Systems","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2130887559","doi":"https://doi.org/10.1109/fpl.2007.4380719","mag":"2130887559"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380719","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110231353","display_name":"Rob Beun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094335","display_name":"Ministry of Defence","ror":"https://ror.org/0079deh61","country_code":"NL","type":"government","lineage":["https://openalex.org/I4210094335","https://openalex.org/I4210140876"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Rob Beun","raw_affiliation_strings":["TNO Defence, Security and Safety, Transceivers and Real time signal processing, Den Haag, Netherlands","Transceivers & Real time signal processing, TNO Defence, Security and Safety, Oude Waalsdorperweg 63, 2597 AK, Den Haag, The Netherlands. email: Rob.Beun@tno.nl"],"affiliations":[{"raw_affiliation_string":"TNO Defence, Security and Safety, Transceivers and Real time signal processing, Den Haag, Netherlands","institution_ids":["https://openalex.org/I4210094335"]},{"raw_affiliation_string":"Transceivers & Real time signal processing, TNO Defence, Security and Safety, Oude Waalsdorperweg 63, 2597 AK, Den Haag, The Netherlands. email: Rob.Beun@tno.nl","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056103481","display_name":"Irek Karkowski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094335","display_name":"Ministry of Defence","ror":"https://ror.org/0079deh61","country_code":"NL","type":"government","lineage":["https://openalex.org/I4210094335","https://openalex.org/I4210140876"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Irek Karkowski","raw_affiliation_strings":["TNO Defence, Security and Safety, Transceivers and Real time signal processing, Den Haag, Netherlands","Transceivers & Real time signal processing, TNO Defence, Security and Safety, Oude Waalsdorperweg 63, 2597 AK, Den Haag, The Netherlands"],"affiliations":[{"raw_affiliation_string":"TNO Defence, Security and Safety, Transceivers and Real time signal processing, Den Haag, Netherlands","institution_ids":["https://openalex.org/I4210094335"]},{"raw_affiliation_string":"Transceivers & Real time signal processing, TNO Defence, Security and Safety, Oude Waalsdorperweg 63, 2597 AK, Den Haag, The Netherlands","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026656605","display_name":"Maarten Ditzel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094335","display_name":"Ministry of Defence","ror":"https://ror.org/0079deh61","country_code":"NL","type":"government","lineage":["https://openalex.org/I4210094335","https://openalex.org/I4210140876"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Maarten Ditzel","raw_affiliation_strings":["TNO Defence, Security and Safety, Transceivers and Real time signal processing, Den Haag, Netherlands","Transceivers & Real time signal processing, TNO Defence, Security and Safety, Oude Waalsdorperweg 63, 2597 AK, Den Haag, The Netherlands"],"affiliations":[{"raw_affiliation_string":"TNO Defence, Security and Safety, Transceivers and Real time signal processing, Den Haag, Netherlands","institution_ids":["https://openalex.org/I4210094335"]},{"raw_affiliation_string":"Transceivers & Real time signal processing, TNO Defence, Security and Safety, Oude Waalsdorperweg 63, 2597 AK, Den Haag, The Netherlands","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110231353"],"corresponding_institution_ids":["https://openalex.org/I4210094335"],"apc_list":null,"apc_paid":null,"fwci":0.3177,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.64774465,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"571","last_page":"575"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7924036979675293},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7821011543273926},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7736101150512695},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7056485414505005},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6811334490776062},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5794178247451782},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5723505020141602},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.500560998916626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4991333484649658},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.49584564566612244},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.48936527967453003},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48519566655158997},{"id":"https://openalex.org/keywords/software-design","display_name":"Software design","score":0.435215026140213},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3967974781990051},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3950423300266266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.28127989172935486},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.2539137601852417},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12965497374534607}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7924036979675293},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7821011543273926},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7736101150512695},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7056485414505005},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6811334490776062},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5794178247451782},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5723505020141602},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.500560998916626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4991333484649658},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.49584564566612244},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48936527967453003},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48519566655158997},{"id":"https://openalex.org/C52913732","wikidata":"https://www.wikidata.org/wiki/Q857102","display_name":"Software design","level":4,"score":0.435215026140213},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3967974781990051},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3950423300266266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.28127989172935486},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.2539137601852417},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12965497374534607},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2007.4380719","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:oai-pmh.tno.nl:22701","is_oa":false,"landing_page_url":"https://resolver.tno.nl/uuid:3dfcc683-4b6a-45f7-9565-054854ddf54c","pdf_url":null,"source":{"id":"https://openalex.org/S7407055233","display_name":"TNO Repository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferencePaper"},{"id":"pmh:oai:tudelft.nl:uuid:3dfcc683-4b6a-45f7-9565-054854ddf54c","is_oa":false,"landing_page_url":"http://resolver.tudelft.nl/uuid:3dfcc683-4b6a-45f7-9565-054854ddf54c","pdf_url":null,"source":{"id":"https://openalex.org/S4306402238","display_name":"Repository hosted by TU Delft Library (TU Delft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98358874","host_organization_name":"Delft University of Technology","host_organization_lineage":["https://openalex.org/I98358874"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications, FPL, 27-29 August 2007, Amsterdam, The Netherlands, 571-575","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1987553023","https://openalex.org/W2148740615","https://openalex.org/W6647209627"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W1984090905","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W4233602124","https://openalex.org/W2156965212","https://openalex.org/W1603163876","https://openalex.org/W2133642747"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,61],"new":[4],"hardware-software":[5],"co-design":[6],"flow":[7,17,78],"for":[8],"FPGA":[9],"based":[10,21],"image":[11,85],"processing":[12],"systems":[13],"is":[14,18,56],"described.":[15],"This":[16],"fully":[19],"C++":[20,59],"and":[22,26,33],"allows":[23,37],"specification,":[24],"verification":[25],"semi-automatic":[27],"generation":[28],"of":[29,40,46],"all":[30],"necessary":[31],"software":[32],"hardware":[34,52],"components.":[35],"It":[36],"the":[38,44,47,74],"involvement":[39],"algorithm":[41],"developers":[42],"in":[43,58],"majority":[45],"design":[48],"stages,":[49],"without":[50],"requiring":[51],"knowledge.":[53],"The":[54,64,77],"application":[55],"modeled":[57],"using":[60,73],"SystemC":[62],"framework.":[63],"user":[65],"defined":[66],"blocks":[67],"are":[68],"automatically":[69],"converted":[70],"to":[71,82],"VHDL":[72],"CatapultC":[75],"synthesizer.":[76],"has":[79],"been":[80],"applied":[81],"two":[83],"representative":[84],"enhancement":[86],"functions.":[87]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}