{"id":"https://openalex.org/W2005917490","doi":"https://doi.org/10.1109/fpl.2007.4380714","title":"A Variable Grain Logic Cell Architecture for Reconfigurable Logic Cores","display_name":"A Variable Grain Logic Cell Architecture for Reconfigurable Logic Cores","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2005917490","doi":"https://doi.org/10.1109/fpl.2007.4380714","mag":"2005917490"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380714","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380714","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Kumamoto University Kumamoto"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111877762","display_name":"Ryoichi Yamaguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryoichi Yamaguchi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Kumamoto University Kumamoto"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038604200","display_name":"Kazunori Matsuyama","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazunori Matsuyama","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Kumamoto University Kumamoto"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Kumamoto University Kumamoto"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5012465812"],"corresponding_institution_ids":["https://openalex.org/I96036126"],"apc_list":null,"apc_paid":null,"fwci":0.6333,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6993737,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"550","last_page":"553"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7211925983428955},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6569589972496033},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5205515623092651},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.516865074634552},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5137165784835815},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5078328251838684},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4757094979286194},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4728173017501831},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.4518933594226837},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4305906295776367},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.4271519184112549},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39603328704833984},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3314601182937622},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3310268223285675},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33002740144729614},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3136611580848694},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.28672558069229126},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2603031396865845},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15768465399742126},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10270941257476807},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08414304256439209}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7211925983428955},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6569589972496033},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5205515623092651},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.516865074634552},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5137165784835815},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5078328251838684},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4757094979286194},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4728173017501831},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.4518933594226837},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4305906295776367},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.4271519184112549},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39603328704833984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3314601182937622},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3310268223285675},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33002740144729614},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3136611580848694},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.28672558069229126},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2603031396865845},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15768465399742126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10270941257476807},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08414304256439209},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2007.4380714","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380714","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2004708914","https://openalex.org/W2041439238","https://openalex.org/W2105715355"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2121963733","https://openalex.org/W2066280488","https://openalex.org/W2356714888","https://openalex.org/W2125567818","https://openalex.org/W1827076955","https://openalex.org/W2136656113","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Reconfigurable":[0],"Logic":[1,54],"Devices":[2],"are":[3,112],"classified":[4],"as":[5],"the":[6,12,37,80,93,120],"fine-grained":[7,89],"or":[8],"coarse-grained":[9,87],"type":[10],"on":[11],"basis":[13],"of":[14,60,108],"their":[15],"basic":[16],"logic":[17],"cell":[18],"architecture.":[19],"In":[20,46],"general,":[21],"each":[22],"architecture":[23],"has":[24],"its":[25],"own":[26],"merit;":[27],"therefore,":[28],"it":[29],"is":[30,79],"difficult":[31],"to":[32],"achieve":[33],"a":[34,51,61,84,101],"balance":[35],"between":[36,86],"operation":[38],"speed":[39],"and":[40,70,88,96,106,116],"implementation":[41,94],"area":[42],"in":[43,119],"various":[44],"applications.":[45],"this":[47],"paper,":[48],"we":[49],"propose":[50],"Variable":[52],"Grain":[53],"Cell":[55],"(VGLC)":[56],"architecture,":[57],"which":[58],"consists":[59],"4-bit":[62],"ripple":[63],"carry":[64],"adder":[65],"with":[66],"configuration":[67,109],"memory":[68,110],"bits":[69,111],"also":[71],"develop":[72],"technology":[73],"mapping":[74],"tool.":[75],"Its":[76],"key":[77],"feature":[78],"variable":[81],"granularity":[82],"being":[83],"trade-off":[85],"types":[90],"required":[91],"for":[92],"arithmetic":[95],"random":[97],"logic,":[98],"respectively.":[99],"As":[100],"result,":[102],"critical":[103],"path":[104],"delay,":[105],"number":[107],"reduced":[113],"by":[114],"49.7%,":[115],"48.5%,":[117],"respectively,":[118],"benchmark":[121],"circuits.":[122]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}