{"id":"https://openalex.org/W2127748633","doi":"https://doi.org/10.1109/fpl.2007.4380710","title":"Dynamic Partial FPGA Reconfiguration in a Prototype Microprocessor System","display_name":"Dynamic Partial FPGA Reconfiguration in a Prototype Microprocessor System","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2127748633","doi":"https://doi.org/10.1109/fpl.2007.4380710","mag":"2127748633"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113582614","display_name":"Kai Schleupen","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kai Schleupen","raw_affiliation_strings":["IBM System & Technology Group, USA","University of California, Riverside"],"affiliations":[{"raw_affiliation_string":"IBM System & Technology Group, USA","institution_ids":[]},{"raw_affiliation_string":"University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112236187","display_name":"Scott Lekuch","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Scott Lekuch","raw_affiliation_strings":["IBM System & Technology Group, USA"],"affiliations":[{"raw_affiliation_string":"IBM System & Technology Group, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062454486","display_name":"Ryan Mannion","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Mannion","raw_affiliation_strings":["Department of Computer Science & Engineering, University of California, Riverside, USA","Department of Computer Science & Engineering, University of California, Riverside. rmannion@cs.ucr.edu"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, University of California, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of California, Riverside. rmannion@cs.ucr.edu","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112813395","display_name":"Zhi Guo","orcid":"https://orcid.org/0000-0001-5469-4309"},"institutions":[{"id":"https://openalex.org/I3017533127","display_name":"Brocade (United States)","ror":"https://ror.org/03jty5027","country_code":"US","type":"company","lineage":["https://openalex.org/I3017533127"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhi Guo","raw_affiliation_strings":["Brocade Communications System, USA","Brocade Communications System. zguo@brocade.com"],"affiliations":[{"raw_affiliation_string":"Brocade Communications System, USA","institution_ids":["https://openalex.org/I3017533127"]},{"raw_affiliation_string":"Brocade Communications System. zguo@brocade.com","institution_ids":["https://openalex.org/I3017533127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033921328","display_name":"Walid Najjar","orcid":"https://orcid.org/0000-0001-6761-6801"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Walid Najjar","raw_affiliation_strings":["Department of Computer Science & Engineering, University of California, Riverside, USA","Department of Computer Science & Engineering, University of California, Riverside. najjar@cs.ucr.edu"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, University of California, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of California, Riverside. najjar@cs.ucr.edu","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["Department of Computer Science & Engineering, University of California, Riverside, USA","Department of Computer Science & Engineering, University of California, Riverside. vahid@cs.ucr.edu"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, University of California, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of California, Riverside. vahid@cs.ucr.edu","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5113582614"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.6353,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.72696865,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"533","last_page":"536"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9234363436698914},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.839689314365387},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.7620230913162231},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7200392484664917},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6415315866470337},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6400601863861084},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45498979091644287},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.42415761947631836},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24082216620445251}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9234363436698914},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.839689314365387},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.7620230913162231},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7200392484664917},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6415315866470337},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6400601863861084},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45498979091644287},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.42415761947631836},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24082216620445251}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2007.4380710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.75.8188","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.75.8188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.ucr.edu/~najjar/papers/2007/FPL2007.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1575732703","https://openalex.org/W1984105700","https://openalex.org/W2109514628","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Modern":[0],"FPGAs'":[1],"parallel":[2],"computing":[3,34,50,123],"capability":[4],"and":[5,57,64,93,138],"their":[6],"ability":[7],"to":[8,16,117,141],"be":[9,79,118],"reconfigured":[10,81],"make":[11],"them":[12],"an":[13],"ideal":[14],"platform":[15],"build":[17],"accelerators":[18],"for":[19,97,134],"supercomputing":[20],"systems.":[21],"As":[22],"a":[23,41,54,119],"multi-core":[24],"processor,":[25],"the":[26,68,75,87,98,107,114,135,144],"recently":[27],"announced":[28],"Cell":[29,136],"Broadband":[30],"EngineTM1":[31],"offers":[32],"tremendous":[33],"power.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39,58],"introduce":[40],"prototype":[42],"system":[43,63],"that":[44,74,130],"combines":[45],"these":[46],"two":[47],"types":[48],"of":[49,106],"devices":[51,77],"together":[52],"in":[53],"reconfigurable":[55,69,99,115],"blade":[56,70,108,116],"describe":[59],"its":[60,94],"architecture,":[61],"memory":[62],"abundant":[65],"interfaces.":[66],"On":[67],"it":[71],"is":[72,128],"desirable":[73],"FPGA":[76],"can":[78],"partially":[80],"at":[82],"run-time.":[83],"This":[84],"paper":[85],"presents":[86],"dynamic":[88],"partial":[89,110],"reconfiguration":[90],"(DPR)":[91],"technique":[92],"design":[95],"flow":[96],"blade.":[100],"We":[101],"report":[102],"our":[103],"experimental":[104],"results":[105],"doing":[109],"reconfiguration.":[111],"DPR":[112],"allows":[113],"powerful,":[120],"run-time":[121],"changeable":[122],"engine.":[124],"A":[125],"sample":[126],"application":[127],"presented":[129],"was":[131],"both":[132],"simulated":[133],"processor":[137],"dynamically":[139],"loaded":[140],"run":[142],"on":[143],"FPGA.":[145]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}