{"id":"https://openalex.org/W2078075252","doi":"https://doi.org/10.1109/fpl.2007.4380707","title":"Mapping a VLIW\u00d7SIMD Processor on an FPGA: Scalability and Performance","display_name":"Mapping a VLIW\u00d7SIMD Processor on an FPGA: Scalability and Performance","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2078075252","doi":"https://doi.org/10.1109/fpl.2007.4380707","mag":"2078075252"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097230382","display_name":"Micha Nelissen","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Micha Nelissen","raw_affiliation_strings":["Department of Mathematics and Computer Science, Eindhovan University of Technology, Eindhoven, Netherlands","Eindhoven university of Technology, Eindhoven,"],"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Eindhoven university of Technology, Eindhoven,","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030371220","display_name":"Kees van Berkel","orcid":"https://orcid.org/0000-0002-5246-1824"},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kees van Berkel","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands","Department of Mathematics and Computer Science"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"Department of Mathematics and Computer Science","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110272995","display_name":"Sergei Sawitzki","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sergei Sawitzki","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands","NXP Semiconductors, High Tech Campus 32, 5656AE Eindhoven, The Netherlands. email: Sergei.Sawitzki@nxp.com"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, High Tech Campus 32, 5656AE Eindhoven, The Netherlands. email: Sergei.Sawitzki@nxp.com","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5097230382"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6233224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2005","issue":null,"first_page":"521","last_page":"524"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9118340015411377},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7573287487030029},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7392792105674744},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6934741735458374},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6549677848815918},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5759243965148926},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.44508737325668335},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4157297611236572},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3989526629447937},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30881625413894653},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09526795148849487}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9118340015411377},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7573287487030029},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7392792105674744},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6934741735458374},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6549677848815918},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5759243965148926},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.44508737325668335},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4157297611236572},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3989526629447937},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30881625413894653},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09526795148849487}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2007.4380707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/e7f2c5b7-9006-4065-8eab-99032a12f012","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/e7f2c5b7-9006-4065-8eab-99032a12f012","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Nelissen, M, Berkel, van, C H & Sawitzki, S 2007, Mapping a VLIW x SIMD processor on an FGA : scalability and performance. in Proceedings of the 17th International Conference on Field Programmable Logic and Applications 2007 (FPL 2007) 27-29 August 2007, Amsterdam, The Netherlands. Institute of Electrical and Electronics Engineers, Piscataway, New Jersey, USA, pp. 521-524, conference; FPL 2007, Amsterdam, The Netherlands; 2007-08-27; 2007-08-29, 27/08/07. https://doi.org/10.1109/FPL.2007.4380707","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/e7f2c5b7-9006-4065-8eab-99032a12f012","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/e7f2c5b7-9006-4065-8eab-99032a12f012","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications 2007 (FPL 2007) 27-29 August 2007, Amsterdam, The Netherlands, 521 - 524","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1608736283","https://openalex.org/W2126874212","https://openalex.org/W2132000191","https://openalex.org/W2162804104","https://openalex.org/W2171134029","https://openalex.org/W2538259540","https://openalex.org/W6636129441","https://openalex.org/W7034620337"],"related_works":["https://openalex.org/W2115688358","https://openalex.org/W1503212777","https://openalex.org/W2072728786","https://openalex.org/W1876592433","https://openalex.org/W2146636354","https://openalex.org/W2083269738","https://openalex.org/W2066454338","https://openalex.org/W2751061704","https://openalex.org/W2972668081","https://openalex.org/W7941220"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"VPF,":[3],"a":[4,30],"VLIW":[5,53],"SIMD":[6],"processor":[7],"architecture":[8],"developed":[9,28],"to":[10,23,40,49],"demonstrate":[11],"the":[12,17],"possibilities":[13],"and":[14],"limitations":[15],"of":[16,62],"modern":[18],"FPGA":[19],"devices":[20],"with":[21],"respect":[22],"vector":[24,46,69,83],"processing.":[25],"VPF":[26,63],"is":[27,64],"in":[29],"bottom-up":[31],"manner,":[32],"using":[33],"some":[34],"specific":[35],"Xilinx":[36],"Virtex-4":[37],"device":[38],"features":[39],"achieve":[41],"200":[42],"MHz":[43],"performance":[44,61],"for":[45],"widths":[47],"up":[48],"16":[50],"issuing":[51],"one":[52],"instruction":[54],"per":[55,71,85],"clock":[56],"cycle.":[57],"The":[58],"theoretical":[59],"peak":[60],"1.2\u00b710":[65],"<sup":[66,80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67,81],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">9</sup>":[68],"operations":[70,84],"second.":[72],"For":[73],"classical":[74],"real-world":[75],"DSP":[76],"benchmarks":[77],"around":[78],"1...3\u00b710":[79],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">8</sup>":[82],"second":[86],"can":[87],"be":[88],"achieved.":[89]},"counts_by_year":[],"updated_date":"2026-02-25T23:00:34.991745","created_date":"2016-06-24T00:00:00"}