{"id":"https://openalex.org/W2083897901","doi":"https://doi.org/10.1109/fpl.2007.4380706","title":"A Behavioral Synthesis Approach for Distributed Memory FPGA Architectures","display_name":"A Behavioral Synthesis Approach for Distributed Memory FPGA Architectures","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2083897901","doi":"https://doi.org/10.1109/fpl.2007.4380706","mag":"2083897901"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068780948","display_name":"Ashutosh Pal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ashutosh Pal","raw_affiliation_strings":["CoWare India Private Limited, Noida, India","CoWare India Pvt. Ltd., Noida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CoWare India Private Limited, Noida, India","institution_ids":[]},{"raw_affiliation_string":"CoWare India Pvt. Ltd., Noida","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102857440","display_name":"S. Balakrishnan","orcid":"https://orcid.org/0009-0000-2568-0151"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Hauz Khas, New Delhi, India","Department of Computer Science and Engineering, Indian Institute of Technology, Hauz Khas, New Delhi, India. mbala@cse.iitd.ac.in"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Hauz Khas, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Hauz Khas, New Delhi, India. mbala@cse.iitd.ac.in","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"517","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9585012793540955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.797346830368042},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7609760761260986},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7170022130012512},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6777846217155457},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5388100147247314},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4970293343067169},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47615858912467957},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.272002637386322},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22685757279396057},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0838579535484314}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9585012793540955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.797346830368042},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7609760761260986},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7170022130012512},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6777846217155457},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5388100147247314},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4970293343067169},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47615858912467957},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.272002637386322},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22685757279396057},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0838579535484314},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2007.4380706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1494930385","https://openalex.org/W1509625038","https://openalex.org/W2103722680","https://openalex.org/W2109805563","https://openalex.org/W2119694072","https://openalex.org/W2150730789","https://openalex.org/W4240179936"],"related_works":["https://openalex.org/W2317245370","https://openalex.org/W4249323025","https://openalex.org/W198851386","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W1980160788","https://openalex.org/W2148915962","https://openalex.org/W2283866686","https://openalex.org/W4287182096","https://openalex.org/W27867058"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"approach":[4,50],"for":[5],"efficiently":[6],"mapping":[7],"loops":[8],"and":[9,20,67,89],"array":[10],"intensive":[11],"applications":[12],"onto":[13],"FPGA":[14,38],"architectures":[15],"with":[16,100],"distributed":[17],"RAMs,":[18],"multipliers":[19],"logic.":[21],"We":[22],"perform":[23],"a":[24,54],"data":[25],"dependency":[26],"based,":[27],"two":[28],"level":[29],"partitioning":[30],"of":[31],"the":[32,74,95],"application's":[33],"iteration":[34],"space":[35],"under":[36],"target":[37],"architectural":[39],"constraints,":[40],"to":[41,60,71,78],"achieve":[42],"better":[43],"performance.":[44],"It":[45],"is":[46,84],"shown":[47],"that,":[48],"this":[49],"can":[51],"result":[52],"in":[53,73],"super-linear":[55],"speedup;":[56],"linear":[57],"speedup":[58,69],"due":[59,70],"concurrent":[61],"computation":[62,88],"on":[63],"multiple":[64],"compute":[65,96],"elements":[66,97],"additional":[68],"improvement":[72],"clock":[75,81],"frequency":[76],"(up":[77],"30%).":[79],"The":[80],"period":[82],"reduction":[83],"made":[85],"possible":[86],"because":[87],"accesses":[90],"are":[91,103],"now":[92],"localized,":[93],"i.e.":[94],"interact":[98],"only":[99],"memories":[101],"which":[102],"close":[104],"by.":[105]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}