{"id":"https://openalex.org/W2083497515","doi":"https://doi.org/10.1109/fpl.2007.4380699","title":"Aggressive Loop Pipelining for Reconfigurable Architectures","display_name":"Aggressive Loop Pipelining for Reconfigurable Architectures","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2083497515","doi":"https://doi.org/10.1109/fpl.2007.4380699","mag":"2083497515"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059271413","display_name":"Ricardo Menotti","orcid":"https://orcid.org/0000-0002-7010-5030"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ricardo Menotti","raw_affiliation_strings":["Universidade de Sa\u00e3o Paulo, Sao Paulo, Brazil","Sao Paulo Univ., Sao Carlos#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidade de Sa\u00e3o Paulo, Sao Paulo, Brazil","institution_ids":[]},{"raw_affiliation_string":"Sao Paulo Univ., Sao Carlos#TAB#","institution_ids":["https://openalex.org/I17974374"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032834863","display_name":"Eduardo Marques","orcid":"https://orcid.org/0000-0002-7747-3602"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Marques","raw_affiliation_strings":["Universidade de Sa\u00e3o Paulo, Sao Paulo, Brazil","Sao Paulo Univ., Sao Carlos#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidade de Sa\u00e3o Paulo, Sao Paulo, Brazil","institution_ids":[]},{"raw_affiliation_string":"Sao Paulo Univ., Sao Carlos#TAB#","institution_ids":["https://openalex.org/I17974374"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007667456","display_name":"Jo\u00e3o M. P. Cardoso","orcid":"https://orcid.org/0000-0002-7353-1799"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Joao M. P. Cardoso","raw_affiliation_strings":["INESC-ID, Universidade T\u00e9cnica de Lisboa, Lisboa, Portugal","Ph.D. student, IST/Universidade T\u00e9cnica de Lisboa, INESC-ID, Rua Alves Redol n.9, 1100-029 - Lisboa, Portugal. email: jmpc@acm.org"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Universidade T\u00e9cnica de Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"Ph.D. student, IST/Universidade T\u00e9cnica de Lisboa, INESC-ID, Rua Alves Redol n.9, 1100-029 - Lisboa, Portugal. email: jmpc@acm.org","institution_ids":["https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059271413"],"corresponding_institution_ids":["https://openalex.org/I17974374"],"apc_list":null,"apc_paid":null,"fwci":1.2666,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80733671,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"501","last_page":"502"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8086690902709961},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7852765917778015},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.6974949836730957},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6664037108421326},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6059825420379639},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6039705872535706},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4655991494655609},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4448970854282379},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38095617294311523},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2894372344017029},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07795566320419312}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8086690902709961},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7852765917778015},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.6974949836730957},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6664037108421326},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6059825420379639},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6039705872535706},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4655991494655609},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4448970854282379},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38095617294311523},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2894372344017029},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07795566320419312}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2007.4380699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1577039630","https://openalex.org/W2008165887","https://openalex.org/W2017942567","https://openalex.org/W2045901195","https://openalex.org/W2123412205","https://openalex.org/W2132195328","https://openalex.org/W2159414285","https://openalex.org/W2159521859","https://openalex.org/W2293225001","https://openalex.org/W2293374899","https://openalex.org/W2296760900","https://openalex.org/W4231413003","https://openalex.org/W6634306564","https://openalex.org/W6654917416","https://openalex.org/W6697204103"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W1522032972","https://openalex.org/W2139962137"],"abstract_inverted_index":{"In":[0],"this":[1],"work":[2],"aims":[3],"new":[4],"techniques":[5,18,29],"for":[6,19],"mapping":[7],"software":[8],"loops":[9],"to":[10,32],"FPGAs.":[11],"Extensive":[12],"and":[13,50],"aggressive":[14],"use":[15],"of":[16,36],"pipelining":[17],"achieving":[20],"high":[21],"performance":[22],"solutions":[23],"is":[24],"the":[25,37,42,47,51],"main":[26],"goal.":[27],"Those":[28],"are":[30],"foreseen":[31],"effectively":[33],"take":[34],"advantage":[35],"hardware":[38],"synergies":[39],"available":[40],"in":[41],"current":[43],"FPGA":[44],"devices,":[45],"especially":[46],"DSP":[48],"blocks":[49],"on-chip":[52],"configurable":[53],"memories.":[54]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}