{"id":"https://openalex.org/W2135097932","doi":"https://doi.org/10.1109/fpl.2007.4380684","title":"Statistical Generic and Chip-Specific Skew Assignment for Improving Timing Yield of FPGAs","display_name":"Statistical Generic and Chip-Specific Skew Assignment for Improving Timing Yield of FPGAs","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2135097932","doi":"https://doi.org/10.1109/fpl.2007.4380684","mag":"2135097932"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025849840","display_name":"Satish Sivaswamy","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Satish Sivaswamy","raw_affiliation_strings":["Electrical Engineering Department, University of Minnesota, MN, USA","Minnesota Univ. Minneapolis"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Minnesota, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Minnesota Univ. Minneapolis","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013257804","display_name":"Kia Bazargan","orcid":"https://orcid.org/0000-0003-3624-7366"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kia Bazargan","raw_affiliation_strings":["Electrical Engineering Department, University of Minnesota, MN, USA","Minnesota Univ. Minneapolis"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Minnesota, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Minnesota Univ. Minneapolis","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025849840"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":1.436,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83566966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"429","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7506120204925537},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7342713475227356},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.670591413974762},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.670162558555603},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6653782725334167},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6104797720909119},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.610291063785553},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5857232809066772},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5545665621757507},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.520183801651001},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4906255304813385},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47123798727989197},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4504363536834717},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3698294758796692},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10041970014572144},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08427253365516663}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7506120204925537},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7342713475227356},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.670591413974762},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.670162558555603},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6653782725334167},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6104797720909119},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.610291063785553},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5857232809066772},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5545665621757507},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.520183801651001},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4906255304813385},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47123798727989197},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4504363536834717},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3698294758796692},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10041970014572144},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08427253365516663},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2007.4380684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.77.9686","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.77.9686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umn.edu/users/kia/Papers/2007/fpl07_skew.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1693570377","https://openalex.org/W2049960281","https://openalex.org/W2084083833","https://openalex.org/W2095558812","https://openalex.org/W2118482092","https://openalex.org/W2136328167","https://openalex.org/W2139637699","https://openalex.org/W2141682861","https://openalex.org/W2157406114","https://openalex.org/W2160181362","https://openalex.org/W2163262735","https://openalex.org/W6641884055","https://openalex.org/W6683067130"],"related_works":["https://openalex.org/W2116514610","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2003180247","https://openalex.org/W2144282137","https://openalex.org/W2127379989","https://openalex.org/W2538045537","https://openalex.org/W2391115906","https://openalex.org/W2032549010","https://openalex.org/W2112814021"],"abstract_inverted_index":{"This":[0,22],"paper":[1],"presents":[2],"a":[3,89],"technique":[4,87,113],"to":[5,35,52],"fix":[6],"timing":[7,72],"violations":[8],"caused":[9],"by":[10,15,30],"process":[11],"variations":[12],"in":[13,59,92,97],"FPGAs":[14],"adjusting":[16],"the":[17,25,66,78,93,98],"clock":[18,26],"skews":[19],"of":[20,65,95],"flip-flops.":[21],"involves":[23],"making":[24],"distribution":[27],"network":[28],"tunable":[29],"adding":[31],"programmable":[32],"delay":[33],"elements":[34],"compensate":[36],"for":[37],"variations.":[38,53],"We":[39],"propose":[40],"generic":[41],"as":[42,44],"well":[43],"chip-specific":[45],"skew":[46],"assignment":[47],"schemes":[48,57],"that":[49],"are":[50,81,114],"robust":[51],"The":[54,105],"two":[55],"proposed":[56],"result":[58],"recovering":[60],"about":[61],"80%":[62],"and":[63,83,107,116],"82%":[64],"failed":[67],"chips":[68,96],"respectively":[69],"with":[70,111],"conservative":[71],"constraints.":[73],"With":[74],"more":[75],"aggressive":[76],"constraints,":[77],"corresponding":[79],"numbers":[80],"69%":[82],"77%":[84],"respectively.":[85,118],"Our":[86],"causes":[88],"39%":[90],"increase":[91],"number":[94],"fast":[99],"bin":[100],"when":[101],"speed-binning":[102],"is":[103],"performed.":[104],"area":[106],"power":[108],"overhead":[109],"associated":[110],"this":[112],"3.5%":[115],"5.6%":[117]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}