{"id":"https://openalex.org/W2150116517","doi":"https://doi.org/10.1109/fpl.2007.4380683","title":"Equivalence Verification of FPGA and Structured ASIC Implementations","display_name":"Equivalence Verification of FPGA and Structured ASIC Implementations","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2150116517","doi":"https://doi.org/10.1109/fpl.2007.4380683","mag":"2150116517"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019082525","display_name":"Joachim Pistorius","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joachim Pistorius","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038450823","display_name":"Mike Hutton","orcid":"https://orcid.org/0009-0009-0139-7242"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Hutton","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077691455","display_name":"Jay Schleicher","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jay Schleicher","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5096812552","display_name":"Mihail Iotov","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mihail Iotov","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5096812553","display_name":"Enoch Julias","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Enoch Julias","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5096812554","display_name":"Kumara Tharmalingam","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kumara Tharmalingam","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5019082525"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":1.7562,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.8594583,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"423","last_page":"428"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8999631404876709},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7997874021530151},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7834905982017517},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7046283483505249},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6134184002876282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5956237316131592},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.49416330456733704},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.49060264229774475},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42993393540382385},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.4129839241504669},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3934788107872009},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3529731035232544},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.24161013960838318},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2408633530139923},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11308535933494568},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10242176055908203}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8999631404876709},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7997874021530151},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7834905982017517},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7046283483505249},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6134184002876282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5956237316131592},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.49416330456733704},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.49060264229774475},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42993393540382385},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.4129839241504669},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3934788107872009},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3529731035232544},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.24161013960838318},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2408633530139923},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11308535933494568},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10242176055908203},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2007.4380683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1966730830","https://openalex.org/W1972641423","https://openalex.org/W1989882158","https://openalex.org/W2043567162","https://openalex.org/W2080267935","https://openalex.org/W2109485149","https://openalex.org/W2114484106","https://openalex.org/W2116075993","https://openalex.org/W2116094656","https://openalex.org/W2116639200","https://openalex.org/W2134849712","https://openalex.org/W2142024736","https://openalex.org/W2157128002","https://openalex.org/W2166135813","https://openalex.org/W2170723854","https://openalex.org/W4248469525","https://openalex.org/W6679846583","https://openalex.org/W6682909919","https://openalex.org/W6684788526"],"related_works":["https://openalex.org/W21388859","https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2889102485","https://openalex.org/W3046927439","https://openalex.org/W3209275736","https://openalex.org/W2360029815","https://openalex.org/W4295791056","https://openalex.org/W2895905110","https://openalex.org/W2171786655"],"abstract_inverted_index":{"Structured":[0],"ASICs":[1,10,42],"have":[2],"recently":[3],"emerged":[4],"as":[5],"a":[6,69,78,82,94,111],"mid-way":[7],"between":[8,106],"cell-based":[9],"with":[11,17,41,60],"high":[12,18],"NRE":[13],"costs":[14],"and":[15,28,63,85,123],"FPGAs":[16],"unit":[19],"costs.":[20],"Though":[21],"the":[22,65,103,107],"structured":[23,72],"ASIC":[24,73],"fabric":[25],"attacks":[26],"mask":[27],"other":[29],"fixed":[30],"cost":[31],"it":[32],"does":[33],"not":[34],"solve":[35],"verification,":[36],"particularly":[37],"physical":[38],"verification":[39,87,105],"issues":[40],"or":[43],"logic":[44],"errors":[45],"missed":[46],"by":[47,57],"simulation":[48],"which":[49],"would":[50],"require":[51],"re-spins.":[52],"These":[53],"can":[54],"be":[55],"avoided":[56],"testing":[58],"in-system":[59],"an":[61,90],"FPGA":[62,66,91],"migrating":[64],"design":[67],"to":[68,93],"closely":[70],"coupled":[71],"fabric.":[74],"Here":[75],"we":[76],"describe":[77],"practical":[79],"methodology":[80],"for":[81,98],"fast,":[83],"push-button,":[84],"thorough":[86],"approach":[88],"tying":[89],"prototype":[92],"matching":[95],"structured-ASIC":[96],"implementation":[97],"cost-reduction.":[99],"Our":[100],"focus":[101],"is":[102],"equivalence":[104],"respective":[108],"revisions":[109],"of":[110],"design,":[112],"including":[113],"netlist,":[114],"compiler":[115],"settings,":[116],"macro-block":[117],"parameters,":[118],"timing":[119],"constraints,":[120],"pin":[121],"layout":[122],"resource":[124],"count.":[125]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}