{"id":"https://openalex.org/W2084428877","doi":"https://doi.org/10.1109/fpl.2007.4380672","title":"L4: An FPGA-Based Accelerator for Detailed Maze Routing","display_name":"L4: An FPGA-Based Accelerator for Detailed Maze Routing","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2084428877","doi":"https://doi.org/10.1109/fpl.2007.4380672","mag":"2084428877"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380672","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089221356","display_name":"John A. Nestor","orcid":null},"institutions":[{"id":"https://openalex.org/I184759092","display_name":"Lafayette College","ror":"https://ror.org/036n0x007","country_code":"US","type":"education","lineage":["https://openalex.org/I184759092"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"John A. Nestor","raw_affiliation_strings":["ECE Department, Lafayette College, Easton, PA, USA","Lafayette College, Easton,"],"affiliations":[{"raw_affiliation_string":"ECE Department, Lafayette College, Easton, PA, USA","institution_ids":["https://openalex.org/I184759092"]},{"raw_affiliation_string":"Lafayette College, Easton,","institution_ids":["https://openalex.org/I184759092"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111845508","display_name":"Jeremy Lavine","orcid":null},"institutions":[{"id":"https://openalex.org/I184759092","display_name":"Lafayette College","ror":"https://ror.org/036n0x007","country_code":"US","type":"education","lineage":["https://openalex.org/I184759092"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeremy Lavine","raw_affiliation_strings":["ECE Department, Lafayette College, Easton, PA, USA","Lafayette College, Easton,"],"affiliations":[{"raw_affiliation_string":"ECE Department, Lafayette College, Easton, PA, USA","institution_ids":["https://openalex.org/I184759092"]},{"raw_affiliation_string":"Lafayette College, Easton,","institution_ids":["https://openalex.org/I184759092"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089221356"],"corresponding_institution_ids":["https://openalex.org/I184759092"],"apc_list":null,"apc_paid":null,"fwci":0.6732,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74670544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"iv","issue":null,"first_page":"357","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.887460470199585},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7844943404197693},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7597612142562866},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6985300779342651},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6140039563179016},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5223696827888489},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.47509658336639404},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45130455493927},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.43501555919647217},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4326927661895752},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4177863895893097},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34781613945961},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32161688804626465},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10066461563110352},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07290580868721008}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.887460470199585},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7844943404197693},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7597612142562866},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6985300779342651},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6140039563179016},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5223696827888489},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.47509658336639404},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45130455493927},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.43501555919647217},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4326927661895752},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4177863895893097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34781613945961},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32161688804626465},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10066461563110352},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07290580868721008},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2007.4380672","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.157.1289","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.157.1289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://foghorn.cadlab.lafayette.edu/~nestorj/reports/FPL07_nestor.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1981023557","https://openalex.org/W1987786682","https://openalex.org/W1990141217","https://openalex.org/W2000468927","https://openalex.org/W2003354062","https://openalex.org/W2059296572","https://openalex.org/W2063639798","https://openalex.org/W2064478432","https://openalex.org/W2071517222","https://openalex.org/W2097456784","https://openalex.org/W2113212295","https://openalex.org/W2129736362","https://openalex.org/W2147803188","https://openalex.org/W2149699746","https://openalex.org/W2153580689","https://openalex.org/W2159548253","https://openalex.org/W2275304190","https://openalex.org/W3149342932","https://openalex.org/W4255326129","https://openalex.org/W6682014979"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2258948885","https://openalex.org/W1966837078","https://openalex.org/W2532502681","https://openalex.org/W2518118925","https://openalex.org/W3159273459"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"FPGA-based":[4],"accelerator":[5,17],"for":[6,48],"maze":[7],"routing":[8,50,75,93],"applications":[9],"such":[10],"as":[11],"integrated":[12],"circuit":[13],"detailed":[14,49],"routing.":[15],"The":[16,67],"efficiently":[18],"supports":[19,70],"multiple":[20,31],"layers,":[21],"multi-terminal":[22],"nets,":[23],"and":[24,27,117],"rip":[25],"up":[26,78],"reroute.":[28],"By":[29],"time-multiplexing":[30],"layers":[32,81],"over":[33,59,112,119],"a":[34,63,71,83,108],"two-dimensional":[35],"array":[36],"of":[37,56,110],"processing":[38],"elements,":[39],"this":[40],"approach":[41],"can":[42],"support":[43],"multi-layer":[44],"grids":[45,94],"large":[46],"enough":[47],"while":[51],"providing":[52],"at":[53],"1-2":[54],"orders":[55],"magnitude":[57],"speedup":[58,109],"software":[60],"running":[61],"on":[62],"modern":[64],"desktop":[65],"computer.":[66],"current":[68],"implementation":[69],"32":[72,74],"\u00d7":[73,91],"grid":[76],"with":[77],"to":[79,89],"16":[80],"in":[82,97],"single":[84],"Xilinx":[85],"XC2V6000":[86],"FPGA.":[87],"Up":[88],"64":[90,92],"are":[95],"feasible":[96],"larger":[98,130],"commercially":[99],"available":[100],"FPGAs.":[101],"Performance":[102],"measurements":[103],"(including":[104],"interface":[105,125],"overhead)":[106],"show":[107],"29X-93X":[111],"the":[113,120],"classic":[114],"Lee":[115],"Algorithm":[116],"5X-19X":[118],"A*":[121],"Algorithm.":[122],"An":[123],"improved":[124],"design":[126],"could":[127],"yield":[128],"significantly":[129],"speedups.":[131]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}