{"id":"https://openalex.org/W2111345110","doi":"https://doi.org/10.1109/fpl.2007.4380647","title":"Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications","display_name":"Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2111345110","doi":"https://doi.org/10.1109/fpl.2007.4380647","mag":"2111345110"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108634500","display_name":"Chun Hok Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chun Hok Ho","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Imperial College, London, England#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, England#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102737997","display_name":"Chi Wai Yu","orcid":"https://orcid.org/0000-0002-3900-838X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chi Wai Yu","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Imperial College, London, England#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, England#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Philip H.W. Leong","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","Dept of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong. phwl@cse.cuhk.edu.hk"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong. phwl@cse.cuhk.edu.hk","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043749887","display_name":"Wayne Luk","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept of Computing, Imperial College London, London, England. wl@doc.ic.ac.uk"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept of Computing, Imperial College London, London, England. wl@doc.ic.ac.uk","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electrical and Computer Engineering, University of British Columbia, Vancouver, B.C., Canada. stevew@ece.ubc.ca"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of British Columbia, Vancouver, B.C., Canada. stevew@ece.ubc.ca","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.7767,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.94730802,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"196","last_page":"201"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8005887269973755},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7890636920928955},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6949578523635864},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6334255337715149},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6145144104957581},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5763759613037109},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5530798435211182},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.48745012283325195},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4863029420375824},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.47685134410858154},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4296368956565857},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4221770465373993},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3559989929199219},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3447275459766388},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3052297532558441},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14024421572685242}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8005887269973755},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7890636920928955},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6949578523635864},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6334255337715149},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6145144104957581},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5763759613037109},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5530798435211182},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.48745012283325195},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4863029420375824},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.47685134410858154},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4296368956565857},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4221770465373993},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3559989929199219},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3447275459766388},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3052297532558441},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14024421572685242},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/fpl.2007.4380647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.109.5725","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.109.5725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.cuhk.edu.hk/~phwl/mt/public/archives/papers/hbdfpga_fpl07.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.125.4261","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.125.4261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://tweetypie.doc.ic.ac.uk/~cho/pubs/fpl2007_ffp.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.134.9684","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.134.9684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.doc.ic.ac.uk/~wl/papers/fpl07hok.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1483383428","https://openalex.org/W1573000522","https://openalex.org/W1977850862","https://openalex.org/W1991973578","https://openalex.org/W2113645429","https://openalex.org/W2119981612","https://openalex.org/W2133712953","https://openalex.org/W2140956115","https://openalex.org/W2159741920","https://openalex.org/W2165055337","https://openalex.org/W6604283553","https://openalex.org/W6628944073","https://openalex.org/W6683184667"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1937004293","https://openalex.org/W1985308002","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W2094590132","https://openalex.org/W1977171228","https://openalex.org/W2059422871"],"abstract_inverted_index":{"This":[0,10],"paper":[1],"presents":[2],"a":[3],"novel":[4],"architecture":[5,11,86,94,109],"for":[6,15,41,57,95],"domain-specific":[7,22,49],"FPGA":[8,129],"devices.":[9],"can":[12,68,110],"be":[13,69],"optimised":[14],"both":[16],"speed":[17,116],"and":[18,45,52,77,84,117],"density":[19],"by":[20],"exploiting":[21],"information":[23],"to":[24,71],"produce":[25],"efficient":[26],"reconfigurable":[27,34],"logic":[28,44],"with":[29,80,127],"multiple":[30],"granularity.":[31],"In":[32],"the":[33,60,81,85,92,107],"logic,":[35],"general-purpose":[36],"finegrained":[37],"units":[38,51],"are":[39,55,88,101],"used":[40,56],"implementing":[42,58],"control":[43],"bit-oriented":[46],"operations,":[47],"while":[48],"coarse-grained":[50],"heterogeneous":[53],"blocks":[54],"datapaths;":[59],"precise":[61],"amount":[62],"of":[63,66,91],"each":[64],"type":[65],"resources":[67],"customised":[70],"suit":[72],"specific":[73],"application":[74],"domains.":[75],"Issues":[76],"challenges":[78],"associated":[79],"design":[82],"flow":[83],"modelling":[87],"addressed.":[89],"Examples":[90],"proposed":[93,108],"speeding":[96],"up":[97],"floating":[98,133],"point":[99,134],"applications":[100],"illustrated.":[102],"Current":[103],"results":[104],"indicate":[105],"that":[106],"achieve":[111],"2.5":[112],"times":[113,119],"improvement":[114],"in":[115,121],"18":[118],"reduction":[120],"area":[122],"on":[123,131],"average,":[124],"when":[125],"compared":[126],"traditional":[128],"devices":[130],"selected":[132],"benchmark":[135],"circuits.":[136]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}