{"id":"https://openalex.org/W2111515250","doi":"https://doi.org/10.1109/fpl.2007.4380636","title":"Clock-Aware Placement for FPGAs","display_name":"Clock-Aware Placement for FPGAs","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2111515250","doi":"https://doi.org/10.1109/fpl.2007.4380636","mag":"2111515250"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2007.4380636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074883642","display_name":"Julien Lamoureux","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Julien Lamoureux","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Canada","University of British Columbia/Vancouver"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"University of British Columbia/Vancouver","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Canada","University of British Columbia/Vancouver"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"University of British Columbia/Vancouver","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":4.492,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.95219759,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"124","last_page":"131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8778623342514038},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8273870944976807},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7814620733261108},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7216143012046814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7026952505111694},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6800682544708252},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5102674961090088},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47454795241355896},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42600932717323303},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4246193468570709},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.39486390352249146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3260939121246338},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23565763235092163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14400345087051392},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09365099668502808},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07320573925971985}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8778623342514038},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8273870944976807},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7814620733261108},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7216143012046814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7026952505111694},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6800682544708252},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5102674961090088},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47454795241355896},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42600932717323303},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4246193468570709},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.39486390352249146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3260939121246338},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23565763235092163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14400345087051392},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09365099668502808},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07320573925971985},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2007.4380636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2007.4380636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.546.5143","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.546.5143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/~julienl/papers/pdf/fpl07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1938409394","https://openalex.org/W1970296212","https://openalex.org/W2033685698","https://openalex.org/W2109974627","https://openalex.org/W2137807823","https://openalex.org/W2153585893","https://openalex.org/W2159440979","https://openalex.org/W2217863744"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2165139624","https://openalex.org/W3048124756","https://openalex.org/W3006003651","https://openalex.org/W3199387640","https://openalex.org/W2617666058","https://openalex.org/W2090213929","https://openalex.org/W2199871724"],"abstract_inverted_index":{"The":[0],"programmable":[1],"clock":[2,20,47,94,154,166],"networks":[3],"in":[4],"FPGAs":[5,162],"have":[6,115],"a":[7,24,116],"significant":[8,25,117],"impact":[9],"on":[10,35,65,119],"overall":[11,98],"power,":[12,28,99],"area,":[13,100],"and":[14,38,83,89,101,121,136,175],"delay.":[15,102,122],"Not":[16],"only":[17],"does":[18],"the":[19,36,43,46,53,56,66,71,74,93,107,128,144,149,153],"network":[21,48,95,155,167],"itself":[22],"dissipate":[23,132],"amount":[26],"of":[27,45,55],"since":[29,61],"it":[30,62],"connects":[31],"to":[32,111,170],"every":[33,40],"latch":[34],"FPGA":[37],"toggles":[39],"cycle,":[41],"but":[42],"design":[44],"also":[49,158],"affects":[50,97],"how":[51,92],"efficiently":[52],"rest":[54],"application":[57,72],"can":[58],"be":[59],"implemented":[60],"imposes":[63],"constraints":[64],"CAD":[67],"tools":[68],"which":[69],"map":[70],"onto":[73],"FPGA.":[75],"To":[76],"examine":[77],"this":[78,80],"tradeoff,":[79],"paper":[81],"describes":[82],"compares":[84],"new":[85],"clock-aware":[86,114],"placement":[87,108,113],"techniques":[88,109,131],"then":[90],"examines":[91],"architecture":[96,156],"Our":[103],"results":[104,150],"show":[105,151],"that":[106,152],"used":[110],"make":[112],"influence":[118],"power":[120],"On":[123,160],"average,":[124,161],"circuits":[125,141],"placed":[126,142],"using":[127,143],"most":[129],"effective":[130,146],"9.9%":[133],"less":[134],"energy":[135,173],"were":[137,168],"2.4%":[138],"faster":[139,177],"than":[140,178],"least":[145],"techniques.":[147],"Moreover,":[148],"is":[157],"important.":[159],"with":[163],"an":[164],"efficient":[165,174],"up":[169],"12.5%":[171],"more":[172],"7.2%":[176],"other":[179],"FPGAs.":[180]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}