{"id":"https://openalex.org/W2149486148","doi":"https://doi.org/10.1109/fpl.2005.1515837","title":"Testing superscalar processors in functional mode","display_name":"Testing superscalar processors in functional mode","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2149486148","doi":"https://doi.org/10.1109/fpl.2005.1515837","mag":"2149486148"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515837","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515837","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"V. Singh","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070572924","display_name":"Michiko Inoue","orcid":"https://orcid.org/0000-0002-9837-5147"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Inoue","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110218098","display_name":"Kewal K. Saluja","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.K. Saluja","raw_affiliation_strings":["University of Wisconsin-Madison, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111955990","display_name":"Hideo Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Fujiwara","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073587430"],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60809949,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"747","last_page":"748"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.8947747945785522},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8086401224136353},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5533167123794556},{"id":"https://openalex.org/keywords/functional-testing","display_name":"Functional testing","score":0.5512149333953857},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.5272142887115479},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.505638837814331},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4612940549850464},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1925070583820343},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19117635488510132},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.08643946051597595},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07033863663673401}],"concepts":[{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.8947747945785522},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8086401224136353},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5533167123794556},{"id":"https://openalex.org/C80823478","wikidata":"https://www.wikidata.org/wiki/Q4493432","display_name":"Functional testing","level":3,"score":0.5512149333953857},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.5272142887115479},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.505638837814331},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4612940549850464},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1925070583820343},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19117635488510132},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.08643946051597595},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07033863663673401},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515837","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515837","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1482541444","https://openalex.org/W2121835732","https://openalex.org/W2126042558","https://openalex.org/W4233176001"],"related_works":["https://openalex.org/W2383049776","https://openalex.org/W2943312619","https://openalex.org/W2554458060","https://openalex.org/W2152087194","https://openalex.org/W1987003477","https://openalex.org/W4246078797","https://openalex.org/W2485812302","https://openalex.org/W2544364117","https://openalex.org/W2349370232","https://openalex.org/W2149486148"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7],"methodology":[4],"for":[5,15,26,40],"testing":[6],"superscalar":[8,27],"processor":[9],"using":[10],"functional":[11,22],"mode":[12,23],"of":[13,43],"operation":[14],"the":[16,41],"performance":[17],"oriented":[18],"delay":[19],"faults.":[20],"The":[21],"test":[24,44],"issues":[25],"are":[28],"discussed.":[29],"A":[30],"graph":[31],"based":[32],"model":[33],"is":[34],"developed":[35],"and":[36],"used":[37],"to":[38],"develop":[39],"generation":[42],"programs.":[45]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}