{"id":"https://openalex.org/W2109754152","doi":"https://doi.org/10.1109/fpl.2005.1515836","title":"Design of a dynamic reconfigurable multi-grained hardware architecture with adaptive runtime routing","display_name":"Design of a dynamic reconfigurable multi-grained hardware architecture with adaptive runtime routing","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2109754152","doi":"https://doi.org/10.1109/fpl.2005.1515836","mag":"2109754152"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071216508","display_name":"Alexander Thomas","orcid":"https://orcid.org/0000-0001-7953-3878"},"institutions":[{"id":"https://openalex.org/I4210088543","display_name":"Institut f\u00fcr Informationsverarbeitung","ror":"https://ror.org/0047j9t38","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210088543"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"A. Thomas","raw_affiliation_strings":["Institut fur Technik der Informationsverarbeitung, Universitat Karlsruhe, Germany","Inst. fur Technik der Informationsverarbeitung, Univ. Karlsruhe, Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut fur Technik der Informationsverarbeitung, Universitat Karlsruhe, Germany","institution_ids":["https://openalex.org/I4210088543"]},{"raw_affiliation_string":"Inst. fur Technik der Informationsverarbeitung, Univ. Karlsruhe, Denmark","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5071216508"],"corresponding_institution_ids":["https://openalex.org/I4210088543"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"3203","issue":null,"first_page":"745","last_page":"746"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9837999939918518,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8249025344848633},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7408185005187988},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7142539024353027},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7020998001098633},{"id":"https://openalex.org/keywords/usability","display_name":"Usability","score":0.6685984134674072},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5217219591140747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5076471567153931},{"id":"https://openalex.org/keywords/software-architecture-description","display_name":"Software architecture description","score":0.46680405735969543},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.4432259500026703},{"id":"https://openalex.org/keywords/space-based-architecture","display_name":"Space-based architecture","score":0.43849802017211914},{"id":"https://openalex.org/keywords/architecture-tradeoff-analysis-method","display_name":"Architecture tradeoff analysis method","score":0.4368411600589752},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.42054125666618347},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3987036347389221},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3489971458911896},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25203222036361694},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23233619332313538},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1625688672065735}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8249025344848633},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7408185005187988},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7142539024353027},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7020998001098633},{"id":"https://openalex.org/C170130773","wikidata":"https://www.wikidata.org/wiki/Q216378","display_name":"Usability","level":2,"score":0.6685984134674072},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5217219591140747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5076471567153931},{"id":"https://openalex.org/C73219336","wikidata":"https://www.wikidata.org/wiki/Q7554254","display_name":"Software architecture description","level":5,"score":0.46680405735969543},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.4432259500026703},{"id":"https://openalex.org/C55627697","wikidata":"https://www.wikidata.org/wiki/Q7572175","display_name":"Space-based architecture","level":5,"score":0.43849802017211914},{"id":"https://openalex.org/C126383566","wikidata":"https://www.wikidata.org/wiki/Q4787220","display_name":"Architecture tradeoff analysis method","level":5,"score":0.4368411600589752},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.42054125666618347},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3987036347389221},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3489971458911896},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25203222036361694},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23233619332313538},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1625688672065735},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1970182283","https://openalex.org/W2158030625","https://openalex.org/W2952423068","https://openalex.org/W4285719527","https://openalex.org/W6764648654"],"related_works":["https://openalex.org/W2108340160","https://openalex.org/W2372256883","https://openalex.org/W1152672851","https://openalex.org/W2354797847","https://openalex.org/W2017266164","https://openalex.org/W2976480616","https://openalex.org/W2124684568","https://openalex.org/W2163512324","https://openalex.org/W2053107757","https://openalex.org/W2085689804"],"abstract_inverted_index":{"Currently":[0],"the":[1,14,22,34,41,61,64,78,81],"HoneyComb":[2,42],"architecture":[3,23,43],"is":[4,31,70],"already":[5],"implemented":[6],"in":[7,44],"VHDL":[8],"and":[9,18,46],"ready":[10],"for":[11,72],"tests.":[12],"At":[13],"moment,":[15],"testing,":[16],"synthesis":[17],"layouting":[19],"work":[20],"of":[21,63,80],"on":[24,50],"TSMC":[25],"90":[26],"nm":[27],"standard":[28],"cell":[29],"technology":[30],"ongoing.":[32],"For":[33],"presentation":[35],"I":[36],"am":[37],"planning":[38],"to":[39,76],"introduce":[40],"detail":[45],"giving":[47],"an":[48],"outlook":[49],"planned":[51],"software":[52],"tools":[53],"as":[54,56],"well":[55],"first":[57],"application":[58],"results.":[59],"Furthermore":[60],"definition":[62],"HoneyComb-language":[65],"will":[66],"be":[67],"introduced":[68],"which":[69],"defined":[71],"abstract":[73],"programming":[74],"purposes":[75],"ease":[77],"usability":[79],"architecture.":[82]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}