{"id":"https://openalex.org/W2159398377","doi":"https://doi.org/10.1109/fpl.2005.1515833","title":"PAHLS: towards run-time synthesis for FPGAs","display_name":"PAHLS: towards run-time synthesis for FPGAs","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2159398377","doi":"https://doi.org/10.1109/fpl.2005.1515833","mag":"2159398377"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111427442","display_name":"Renqiu Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Renqiu Huang","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","Dept. of Electr., Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Dept. of Electr., Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Vemuri","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111427442"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.22831633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"739","last_page":"740"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/unification","display_name":"Unification","score":0.7591009140014648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.738794207572937},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7307620048522949},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7293583154678345},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6488943099975586},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.47072306275367737},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.41699719429016113},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.39576002955436707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33268293738365173},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13608112931251526}],"concepts":[{"id":"https://openalex.org/C96146094","wikidata":"https://www.wikidata.org/wiki/Q609057","display_name":"Unification","level":2,"score":0.7591009140014648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.738794207572937},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7307620048522949},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7293583154678345},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6488943099975586},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.47072306275367737},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.41699719429016113},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39576002955436707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33268293738365173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13608112931251526},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1504210700","https://openalex.org/W1558657352","https://openalex.org/W2041210719","https://openalex.org/W2119191999","https://openalex.org/W2145515907","https://openalex.org/W6677974672"],"related_works":["https://openalex.org/W2367630557","https://openalex.org/W2183792531","https://openalex.org/W2595286499","https://openalex.org/W4231718283","https://openalex.org/W2471908688","https://openalex.org/W2616882931","https://openalex.org/W2222594822","https://openalex.org/W101666983","https://openalex.org/W2612099726","https://openalex.org/W2160632767"],"abstract_inverted_index":{"In":[0],"this":[1,88],"abstract,":[2],"we":[3,27],"have":[4],"presented":[5],"our":[6],"research":[7],"efforts":[8],"toward":[9],"the":[10,37,40,55,75,90],"integration":[11],"of":[12,39,50,64,93],"physical":[13,21],"synthesis":[14,62,95],"with":[15],"high":[16,24,65],"level":[17,25,66,70],"synthesis.":[18],"By":[19],"incorporating":[20],"considerations":[22],"into":[23],"specification,":[26],"restrict":[28],"computations":[29],"and":[30,68,72],"communications":[31],"to":[32,43],"geographic":[33],"proximities":[34],"while":[35],"reserve":[36],"quality":[38],"final":[41],"result":[42],"a":[44,80,84],"large":[45],"extent":[46],"within":[47],"limited":[48],"resources":[49],"FPGAs.":[51],"We":[52],"believe":[53],"that":[54],"proposed":[56],"methodology":[57],"provides":[58],"possible":[59],"directions":[60],"for":[61],"unification":[63],"abstraction":[67],"lower":[69],"implementation,":[71],"is":[73,89],"on":[74],"right":[76],"track":[77],"towards":[78],"achieving":[79],"well-balanced":[81],"(or":[82],"even":[83],"globally":[85],"optimum":[86],"mapping,":[87],"long-run":[91],"objective":[92],"PAHLS)":[94],"result.":[96]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}