{"id":"https://openalex.org/W2163220679","doi":"https://doi.org/10.1109/fpl.2005.1515828","title":"Hardware emulation of a network on chip architecture based on a clockwork routed manhattan street network","display_name":"Hardware emulation of a network on chip architecture based on a clockwork routed manhattan street network","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2163220679","doi":"https://doi.org/10.1109/fpl.2005.1515828","mag":"2163220679"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515828","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515828","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026633607","display_name":"K. Oommen","orcid":null},"institutions":[{"id":"https://openalex.org/I2799593479","display_name":"Education Scotland","ror":"https://ror.org/05yapj268","country_code":"GB","type":"government","lineage":["https://openalex.org/I2799593479","https://openalex.org/I2801269068"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"K. Oommen","raw_affiliation_strings":["Institute for System Level Integration, Livingston, UK"],"affiliations":[{"raw_affiliation_string":"Institute for System Level Integration, Livingston, UK","institution_ids":["https://openalex.org/I2799593479"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087958723","display_name":"David Harle","orcid":"https://orcid.org/0000-0002-0534-1096"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. Harle","raw_affiliation_strings":["University of Strathclyde, Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"University of Strathclyde, Glasgow, UK","institution_ids":["https://openalex.org/I181647926"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026633607"],"corresponding_institution_ids":["https://openalex.org/I2799593479"],"apc_list":null,"apc_paid":null,"fwci":0.2736,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68900785,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"727","last_page":"728"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clockwork","display_name":"Clockwork","score":0.9086109399795532},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8498417139053345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6718463897705078},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6137586832046509},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.5938517451286316},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5493086576461792},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5414673089981079},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5180999636650085},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.5049462914466858},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4341241419315338},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4310896694660187},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.16308248043060303},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.05721119046211243}],"concepts":[{"id":"https://openalex.org/C112795245","wikidata":"https://www.wikidata.org/wiki/Q1400734","display_name":"Clockwork","level":2,"score":0.9086109399795532},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8498417139053345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6718463897705078},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6137586832046509},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.5938517451286316},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5493086576461792},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5414673089981079},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5180999636650085},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.5049462914466858},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4341241419315338},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4310896694660187},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.16308248043060303},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.05721119046211243},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515828","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515828","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:strathprints.strath.ac.uk:37992","is_oa":false,"landing_page_url":"https://strathprints.strath.ac.uk/37992/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402226","display_name":"Strathprints: The University of Strathclyde institutional repository (University of Strathclyde)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I181647926","host_organization_name":"University of Strathclyde","host_organization_lineage":["https://openalex.org/I181647926"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1560803906","https://openalex.org/W2123184444","https://openalex.org/W2160642395","https://openalex.org/W2171221402"],"related_works":["https://openalex.org/W2122279357","https://openalex.org/W2135981148","https://openalex.org/W2163220679","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W3198758847"],"abstract_inverted_index":{"This":[0],"paper":[1],"looks":[2],"at":[3],"hardware":[4],"emulation":[5],"of":[6],"a":[7,14],"network":[8,19],"on":[9,13],"chip":[10],"architecture":[11],"based":[12],"clockwork":[15],"routed":[16],"manhattan":[17],"street":[18]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}