{"id":"https://openalex.org/W2156845254","doi":"https://doi.org/10.1109/fpl.2005.1515823","title":"Efficient execution on reconfigurable devices using concepts of pipelining","display_name":"Efficient execution on reconfigurable devices using concepts of pipelining","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2156845254","doi":"https://doi.org/10.1109/fpl.2005.1515823","mag":"2156845254"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081408639","display_name":"Florian Dittmann","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]},{"id":"https://openalex.org/I4210152224","display_name":"Heinz Nixdorf Stiftung","ror":"https://ror.org/04j2tkk21","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I4210152224"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"F. Dittmann","raw_affiliation_strings":["Heinz Nixdorf Institute, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute, University of Paderborn, Germany","institution_ids":["https://openalex.org/I4210152224","https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5081408639"],"corresponding_institution_ids":["https://openalex.org/I206945453","https://openalex.org/I4210152224"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22491497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1304","issue":null,"first_page":"717","last_page":"718"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9650599956512451},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.874324381351471},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.718394935131073},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6701332330703735},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.5377623438835144},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.49234044551849365},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4404081404209137},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4390644431114197},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4374193549156189},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4331362247467041},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3873075842857361},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35287660360336304},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07044842839241028},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06340751051902771}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9650599956512451},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.874324381351471},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.718394935131073},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6701332330703735},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.5377623438835144},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.49234044551849365},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4404081404209137},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4390644431114197},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4374193549156189},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4331362247467041},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3873075842857361},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35287660360336304},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07044842839241028},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06340751051902771}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W99928284","https://openalex.org/W166200253","https://openalex.org/W1725586073","https://openalex.org/W1984407445","https://openalex.org/W2028336529","https://openalex.org/W2044348081","https://openalex.org/W2090068045","https://openalex.org/W2132447035","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773","https://openalex.org/W2156641820","https://openalex.org/W2808484818","https://openalex.org/W2156845254"],"abstract_inverted_index":{"The":[0,102],"efficiency":[1],"of":[2,13,48,81,89,98,104,116],"algorithms":[3,91,117],"on":[4,30,69,118],"reconfigurable":[5,32,72,121],"devices":[6],"can":[7,36,61],"be":[8,20,62,93],"increased":[9],"significantly":[10],"using":[11],"concepts":[12],"pipelining.":[14],"However,":[15],"pipelining":[16],"must":[17],"not":[18],"necessarily":[19],"limited":[21],"to":[22,26,38,77,86,92,108,124],"introduce":[23],"temporal":[24],"parallelism":[25],"the":[27,31,40,46,67,87,90,96,99,105],"execution":[28,100,115],"paths":[29],"device.":[33],"It":[34],"also":[35],"help":[37],"hide":[39],"often":[41],"long":[42],"reconfiguration":[43,82],"time":[44,51,71,120,128],"in":[45,56],"case":[47],"dynamic":[49],"run":[50,70,119,127],"reconfiguration,":[52],"i.e.,":[53],"during":[54],"processing":[55],"one":[57,60],"area,":[58],"another":[59],"reconfigured.":[63],"This":[64],"work":[65],"formulates":[66],"stages":[68],"systems":[73,122],"and":[74,95],"shows":[75],"how":[76],"derive":[78],"optimal":[79],"partitioning":[80],"area":[83],"with":[84],"respect":[85],"characteristics":[88,97],"mapped":[94],"platform.":[101],"goal":[103],"thesis":[106],"is":[107],"develop":[109],"a":[110],"comprehensive":[111],"model":[112],"for":[113],"efficient":[114],"referring":[123],"pipeline":[125],"based":[126],"reconfiguration.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}