{"id":"https://openalex.org/W2097022453","doi":"https://doi.org/10.1109/fpl.2005.1515819","title":"A power-performance scalable FPGA using configurable voltage domains and a design mapping tool","display_name":"A power-performance scalable FPGA using configurable voltage domains and a design mapping tool","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2097022453","doi":"https://doi.org/10.1109/fpl.2005.1515819","mag":"2097022453"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097401483","display_name":"Frank Honor\ufffd","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"F. Honor","raw_affiliation_strings":["Microsystems Technology Laboratories , Massachusetts Institute of Technology, Cambridge, MA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Microsystems Technology Laboratories , Massachusetts Institute of Technology, Cambridge, MA, USA#TAB#","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084128470","display_name":"Anantha P. Chandrakasan","orcid":"https://orcid.org/0000-0002-5977-2748"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Chandrakasan","raw_affiliation_strings":["Microsystems Technology Lab, Massachusetts Institute of Technology, Cambridge, MA, USA","Microsystems Technology Laboratories , Massachusetts Institute of Technology, Cambridge, MA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Microsystems Technology Lab, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Microsystems Technology Laboratories , Massachusetts Institute of Technology, Cambridge, MA, USA#TAB#","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5097401483"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16831575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"709","last_page":"710"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8067420125007629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7101892232894897},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6963274478912354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6530352830886841},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5677058696746826},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5070936679840088},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.47394612431526184},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.4731757938861847},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46732014417648315},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4669317603111267},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.466305136680603},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.4633655250072479},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.44870343804359436},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44409266114234924},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.4394703507423401},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4371398389339447},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41156718134880066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1540103554725647},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15152686834335327},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08762753009796143}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8067420125007629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7101892232894897},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6963274478912354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6530352830886841},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5677058696746826},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5070936679840088},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.47394612431526184},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.4731757938861847},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46732014417648315},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4669317603111267},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.466305136680603},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.4633655250072479},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.44870343804359436},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44409266114234924},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.4394703507423401},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4371398389339447},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41156718134880066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1540103554725647},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15152686834335327},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08762753009796143},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1557877906","https://openalex.org/W2027006313","https://openalex.org/W2159142998"],"related_works":["https://openalex.org/W2535403365","https://openalex.org/W2085583524","https://openalex.org/W1486911645","https://openalex.org/W2091330445","https://openalex.org/W4393106778","https://openalex.org/W2476941693","https://openalex.org/W2295734895","https://openalex.org/W1605920217","https://openalex.org/W2387024331","https://openalex.org/W2082343025"],"abstract_inverted_index":{"Power":[0],"scaling":[1],"in":[2],"FPGA":[3,114],"can":[4,33,93],"be":[5,34],"enabled":[6],"with":[7,69],"support":[8,54],"for":[9,74,118,123,129],"distributed":[10],"configurable":[11,18],"voltage":[12,57,97],"domains":[13,58,103],"and":[14,64,86,98],"block-level":[15],"control.":[16],"Each":[17,31],"logic":[19],"block":[20],"(CLB)":[21],"represents":[22],"a":[23,49,70,83,119],"unique":[24],"power":[25,75],"domain":[26],"tile":[27,32],"on":[28],"the":[29,80,101,105,116],"chip.":[30],"configured":[35],"independently":[36],"to":[37,53,88,99],"operate":[38],"at":[39,95],"high":[40],"VDD,":[41,43],"low":[42],"or":[44],"disabled.":[45],"In":[46,77],"this":[47,78],"work,":[48],"customized":[50],"design":[51],"flow":[52],"multiple":[55],"on-chip":[56],"leverages":[59],"existing":[60],"commercial":[61],"tools":[62],"Astro":[63],"standard":[65],"cell":[66],"library":[67],"enhanced":[68],"few":[71],"additional":[72],"cells":[73],"management.":[76],"paper,":[79],"authors":[81],"developed":[82],"power-aware":[84,113],"place":[85],"route-tool":[87],"determine":[89],"which":[90],"non-critical":[91],"paths":[92],"run":[94],"reduced":[96],"configure":[100],"various":[102],"of":[104],"array":[106],"accordingly.":[107],"By":[108],"introducing":[109],"fine-grain":[110],"hardware":[111],"controls,":[112],"forms":[115],"basis":[117],"platform":[120],"that":[121],"allows":[122],"effective":[124],"in-system":[125],"energy":[126],"delay":[127],"tradeoffs":[128],"energy-constrained":[130],"applications":[131],"such":[132],"as":[133],"handheld":[134],"wireless":[135],"systems.":[136]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}