{"id":"https://openalex.org/W2141800015","doi":"https://doi.org/10.1109/fpl.2005.1515808","title":"Coping with uncertainty in FPGA architecture design","display_name":"Coping with uncertainty in FPGA architecture design","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2141800015","doi":"https://doi.org/10.1109/fpl.2005.1515808","mag":"2141800015"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004749833","display_name":"Boris Ratchev","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Ratchev","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA","[Altera Corp., San Jose, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"[Altera Corp., San Jose, CA, USA]","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038450823","display_name":"Mike Hutton","orcid":"https://orcid.org/0009-0009-0139-7242"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Hutton","raw_affiliation_strings":["[Altera Corp., San Jose, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"[Altera Corp., San Jose, CA, USA]","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113948139","display_name":"David Mendel","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Mendel","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA","[Altera Corp., San Jose, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"[Altera Corp., San Jose, CA, USA]","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31247303,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"662","last_page":"665"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7383344173431396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7157433032989502},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6415800452232361},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6408252716064453},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6219872236251831},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6070270538330078},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5960818529129028},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5917978882789612},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.48054200410842896},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4404321312904358},{"id":"https://openalex.org/keywords/coping","display_name":"Coping (psychology)","score":0.43118488788604736},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3842625319957733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3016536831855774},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13712280988693237},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09879088401794434}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7383344173431396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7157433032989502},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6415800452232361},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6408252716064453},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6219872236251831},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6070270538330078},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5960818529129028},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5917978882789612},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.48054200410842896},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4404321312904358},{"id":"https://openalex.org/C73282008","wikidata":"https://www.wikidata.org/wiki/Q1759895","display_name":"Coping (psychology)","level":2,"score":0.43118488788604736},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3842625319957733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3016536831855774},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13712280988693237},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09879088401794434},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.699999988079071,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W1480183640","https://openalex.org/W1511364348","https://openalex.org/W2038318386","https://openalex.org/W2039288205","https://openalex.org/W2050973642","https://openalex.org/W2089710952","https://openalex.org/W2097521167","https://openalex.org/W2116094656","https://openalex.org/W2120397377","https://openalex.org/W2139637699","https://openalex.org/W2143901474","https://openalex.org/W3129000052","https://openalex.org/W4241239131","https://openalex.org/W4247815215","https://openalex.org/W6628664065","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W4313341326","https://openalex.org/W2100744616","https://openalex.org/W4235667440","https://openalex.org/W2168940796"],"abstract_inverted_index":{"The":[0],"design":[1,35],"of":[2,7,15,30,54,68],"FPGA":[3],"architectures":[4],"involves":[5],"optimization":[6],"area,":[8],"delay,":[9],"power":[10],"and":[11,24,32,43,77,81,88],"routability":[12],"across":[13],"hundreds":[14],"architectural":[16],"choices":[17],"(e.g.":[18],"LUT":[19],"size,":[20],"wire":[21],"length,":[22],"flexibility":[23],"circuit":[25],"sizing).":[26],"Since":[27],"the":[28,34,57,66,98],"difficulty":[29],"defining":[31],"predicting":[33],"space":[36],"only":[37],"grows":[38],"as":[39],"we":[40,63],"approach":[41],"65nm":[42],"45nm":[44],"processes":[45],"it":[46],"is":[47],"necessary":[48],"to":[49,93],"have":[50],"a":[51],"better":[52],"understanding":[53],"uncertainty":[55,78],"in":[56,79,97],"architecture":[58],"definition.":[59],"In":[60],"this":[61],"paper":[62],"look":[64],"at":[65],"sources":[67],"uncertainty,":[69],"describe":[70],"current":[71],"unpublished":[72],"methods":[73],"for":[74],"encapsulating":[75],"error":[76],"experiments,":[80],"propose":[82],"new":[83],"methodologies":[84],"involving":[85],"ad-hoc,":[86],"analytic":[87],"Monte":[89],"Carlo":[90],"simulation":[91],"techniques":[92],"manage":[94],"these":[95],"risks":[96],"future.":[99]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}