{"id":"https://openalex.org/W2116008950","doi":"https://doi.org/10.1109/fpl.2005.1515807","title":"An integrated framework for architecture level exploration of reconfigurable platform","display_name":"An integrated framework for architecture level exploration of reconfigurable platform","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2116008950","doi":"https://doi.org/10.1109/fpl.2005.1515807","mag":"2116008950"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072486756","display_name":"Kostas Siozios","orcid":"https://orcid.org/0000-0002-0285-2202"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"K. Siozios","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016453015","display_name":"K. Tatas","orcid":"https://orcid.org/0000-0001-5087-5778"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Tatas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071478994","display_name":"G. Koutroumpezis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Koutroumpezis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110036680","display_name":"A. Thanailakis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Thanailakis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dep. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5072486756"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":3.3515,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.92293793,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"658","last_page":"661"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8105705976486206},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7383659482002258},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7323580384254456},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7309696674346924},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7293249368667603},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5573364496231079},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5348535776138306},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.47193023562431335},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.466683954000473},{"id":"https://openalex.org/keywords/meander","display_name":"Meander (mathematics)","score":0.4175841212272644},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07513362169265747}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8105705976486206},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7383659482002258},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7323580384254456},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7309696674346924},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7293249368667603},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5573364496231079},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5348535776138306},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.47193023562431335},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.466683954000473},{"id":"https://openalex.org/C73052206","wikidata":"https://www.wikidata.org/wiki/Q724511","display_name":"Meander (mathematics)","level":2,"score":0.4175841212272644},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07513362169265747},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1486164204","https://openalex.org/W1523051745","https://openalex.org/W1605920217","https://openalex.org/W1719300925","https://openalex.org/W1967963284","https://openalex.org/W1976338682","https://openalex.org/W2056928920","https://openalex.org/W2076729972","https://openalex.org/W2110595001","https://openalex.org/W2127464889","https://openalex.org/W2146748048","https://openalex.org/W4240484895","https://openalex.org/W4245871667","https://openalex.org/W6629040453","https://openalex.org/W6636110208","https://openalex.org/W6637449779"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2544043553","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W4311839959","https://openalex.org/W1982685694"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,39,42],"EX-VPR":[4],"tool,":[5],"which":[6],"used":[7],"for":[8,22],"architecture":[9],"level":[10],"exploration,":[11],"is":[12,63],"presented.":[13],"This":[14],"tool":[15,48],"belongs":[16],"to":[17],"an":[18,37],"integrated":[19],"framework":[20,40,49],"(MEANDER)":[21],"mapping":[23],"applications":[24],"into":[25],"a":[26,51,57],"fine-grain":[27],"reconfigurable":[28],"platform":[29],"(FPGA).":[30],"Having":[31],"as":[32],"input":[33],"VHDL":[34],"description":[35],"of":[36,53],"application,":[38],"produces":[41],"appropriate":[43],"configuration":[44],"bitstream.":[45],"The":[46],"proposed":[47],"supports":[50],"variety":[52],"FPGA":[54],"architectures.":[55],"Additionally,":[56],"novel":[58],"power":[59],"aware":[60],"switch":[61,69],"box":[62],"proposed.":[64],"Quantitative":[65],"comparisons":[66],"with":[67],"existing":[68],"boxes":[70],"are":[71],"provided,":[72],"yielding":[73],"promising":[74],"results.":[75]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}