{"id":"https://openalex.org/W2105443389","doi":"https://doi.org/10.1109/fpl.2005.1515801","title":"Performance improvements using coarse-grain reconfigurable logic in embedded SoCs","display_name":"Performance improvements using coarse-grain reconfigurable logic in embedded SoCs","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2105443389","doi":"https://doi.org/10.1109/fpl.2005.1515801","mag":"2105443389"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112871074","display_name":"Grigoris Dimitroulakos","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"G. Dimitroulakos","raw_affiliation_strings":["VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018689567","display_name":"M.D. Galanis","orcid":"https://orcid.org/0000-0001-9330-0368"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"M.D. Galanis","raw_affiliation_strings":["VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C.E. Goutis","raw_affiliation_strings":["VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112871074"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.7734,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74085884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"630","last_page":"635"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.7191877961158752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7148938179016113},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6965224146842957},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5890419483184814},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.544842541217804},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5244115591049194},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5183668732643127},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5001754760742188},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46614494919776917},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4639875888824463},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43828126788139343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3358818292617798},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09440907835960388}],"concepts":[{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.7191877961158752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7148938179016113},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6965224146842957},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5890419483184814},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.544842541217804},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5244115591049194},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5183668732643127},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5001754760742188},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46614494919776917},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4639875888824463},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43828126788139343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3358818292617798},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09440907835960388},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323220","display_name":"Alexander S. Onassis Public Benefit Foundation","ror":"https://ror.org/017nq0d63"},{"id":"https://openalex.org/F4320338080","display_name":"European Social Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W286049110","https://openalex.org/W1948374296","https://openalex.org/W2025787141","https://openalex.org/W2071576608","https://openalex.org/W2098363613","https://openalex.org/W2109706810","https://openalex.org/W2116304229","https://openalex.org/W2117099910","https://openalex.org/W2117648684","https://openalex.org/W2118220726","https://openalex.org/W2135050419","https://openalex.org/W2137979865","https://openalex.org/W2158432356","https://openalex.org/W4234019802","https://openalex.org/W4239035539","https://openalex.org/W4243535254","https://openalex.org/W4250486818","https://openalex.org/W4252370083","https://openalex.org/W6610278844"],"related_works":["https://openalex.org/W2295734895","https://openalex.org/W2014521732","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W2129019972","https://openalex.org/W3012528295","https://openalex.org/W2105249210"],"abstract_inverted_index":{"A":[0,59],"hardware/software":[1,96],"partitioning":[2,46,82],"methodology":[3],"for":[4,54,62,69,88],"improving":[5],"applications'":[6],"performance":[7],"in":[8,57,92],"embedded":[9,27],"single-chip":[10],"systems":[11],"is":[12,36],"presented.":[13],"Critical":[14],"software":[15],"parts":[16,111],"are":[17,102,128],"accelerated":[18],"on":[19,76,98,112],"hardware":[20,35],"of":[21,42,74,126],"a":[22,39,49,89],"system":[23],"comprised":[24],"by":[25,38,108],"an":[26,123],"processor":[28],"and":[29],"coarse-grain":[30,63,113],"reconfigurable":[31,34,64,78,114],"hardware.":[32,79],"The":[33,45,80,104],"realized":[37],"2-dimensional":[40],"array":[41],"processing":[43],"elements.":[44],"method":[47],"uses":[48],"basic-block":[50],"level":[51],"analysis":[52],"procedure":[53],"detecting":[55],"kernels":[56,75],"software.":[58],"mapping":[60,109],"algorithm":[61],"arrays":[65],"has":[66,84],"been":[67,85],"developed":[68],"estimating":[70],"the":[71,77],"execution":[72],"time":[73],"proposed":[81],"flow":[83],"largely":[86],"automated":[87],"program":[90],"description":[91],"C":[93],"language.":[94],"Analytical":[95],"experiments":[97],"five":[99],"real-world":[100],"applications":[101],"given.":[103],"results":[105],"show":[106],"that":[107],"critical":[110],"hardware,":[115],"speedups":[116],"ranging":[117],"from":[118],"1.2":[119],"to":[120],"3.7,":[121],"with":[122],"average":[124],"value":[125],"2.3,":[127],"achieved.":[129]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}