{"id":"https://openalex.org/W2131502966","doi":"https://doi.org/10.1109/fpl.2005.1515796","title":"Integration of a noc-based multimedia processing platform","display_name":"Integration of a noc-based multimedia processing platform","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2131502966","doi":"https://doi.org/10.1109/fpl.2005.1515796","mag":"2131502966"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081481126","display_name":"Tapani Ahonen","orcid":"https://orcid.org/0000-0003-0304-8790"},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T. Ahonen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Nurmi","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8216,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79472856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"606","last_page":"611"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8226680755615234},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7827111482620239},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6506471633911133},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5887877345085144},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5663583874702454},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5643810033798218},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5190916061401367},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.44368916749954224},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.42956700921058655},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4232247471809387},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42142602801322937},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.35875555872917175}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8226680755615234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7827111482620239},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6506471633911133},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5887877345085144},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5663583874702454},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5643810033798218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5190916061401367},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.44368916749954224},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.42956700921058655},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4232247471809387},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42142602801322937},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.35875555872917175},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W22893142","https://openalex.org/W107744545","https://openalex.org/W138826728","https://openalex.org/W1494658332","https://openalex.org/W2542473914"],"related_works":["https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W2547794540","https://openalex.org/W2161995522","https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416"],"abstract_inverted_index":{"At":[0],"Tampere":[1],"University":[2],"of":[3,47,73,89],"Technology":[4],"we":[5],"are":[6,79],"developing":[7],"a":[8],"multimedia":[9],"processing":[10],"platform":[11,75],"using":[12],"previously":[13],"designed":[14],"IP":[15],"components.":[16],"The":[17],"utilized":[18],"components":[19],"include":[20],"the":[21,24,27,33,52,58,62,66,69,74,90,94],"Proteo":[22],"network-on-chip,":[23],"coffee":[25],"processor,":[26],"milk":[28],"floating":[29],"point":[30],"coprocessor,":[31],"and":[32,65],"transport":[34],"triggered":[35],"TACO":[36],"for":[37],"protocol":[38],"processing.":[39],"Unlike":[40],"shared":[41],"buses,":[42],"networks-on-chip":[43],"support":[44],"varying":[45],"levels":[46],"communication":[48,91],"parallelism":[49],"depending":[50],"on":[51,77],"topology.":[53],"This":[54],"design":[55],"case":[56],"illustrates":[57],"need":[59],"to":[60,68,85],"match":[61],"network":[63],"topology":[64],"interfaces":[67,97],"computation":[70],"models.":[71],"Characteristics":[72],"prototype":[76],"FPGA":[78],"described":[80],"together":[81],"with":[82],"our":[83],"approach":[84],"enable":[86],"efficient":[87],"utilization":[88],"resources":[92],"through":[93],"bus-oriented":[95],"standard":[96],"used.":[98]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}