{"id":"https://openalex.org/W2119176593","doi":"https://doi.org/10.1109/fpl.2005.1515792","title":"Figaro - an automatic tool flowfor designs with dynamic reconfiguration","display_name":"Figaro - an automatic tool flowfor designs with dynamic reconfiguration","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2119176593","doi":"https://doi.org/10.1109/fpl.2005.1515792","mag":"2119176593"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005548128","display_name":"Kelly Nasi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"K. Nasi","raw_affiliation_strings":["Atmel - Hellas, S.A, Greece"],"affiliations":[{"raw_affiliation_string":"Atmel - Hellas, S.A, Greece","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091662428","display_name":"Theodore Karoubalis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Karoubalis","raw_affiliation_strings":["Atmel-Hellas, S.A., Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Atmel-Hellas, S.A., Athens, Greece","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000486088","display_name":"Martin Dan\u011bk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"M. Danek","raw_affiliation_strings":["Institute of Information Theory and Automation Czech Academy of Sciences, Czech Republic, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Institute of Information Theory and Automation Czech Academy of Sciences, Czech Republic, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058876274","display_name":"Z. Pohl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Z. Pohl","raw_affiliation_strings":["Institute of Information Theory and Automation Czech Academy of Sciences, Czech Republic, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Institute of Information Theory and Automation Czech Academy of Sciences, Czech Republic, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5005548128"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.289,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81462585,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"590","last_page":"593"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9364410638809204},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.789738655090332},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7699187397956848},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7225602865219116},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6398415565490723},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5854508876800537},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5701013803482056},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5311436057090759},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4922844469547272},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21006929874420166},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.06972342729568481}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9364410638809204},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.789738655090332},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7699187397956848},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7225602865219116},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6398415565490723},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5854508876800537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5701013803482056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5311436057090759},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4922844469547272},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21006929874420166},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.06972342729568481},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1592951471","https://openalex.org/W2032055818","https://openalex.org/W2115250772","https://openalex.org/W2155071901","https://openalex.org/W4248152213"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W4319430423","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4390224957","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Although":[0],"runtime":[1],"partial":[2],"dynamic":[3],"reconfiguration":[4,96],"of":[5,45,85],"FPGAs":[6,19,103],"has":[7,27],"been":[8,16],"researched":[9],"for":[10,102],"many":[11],"years":[12],"and":[13,68,78,94,113],"there":[14],"have":[15],"a":[17,46,76],"few":[18],"equipped":[20],"with":[21],"the":[22,34,43,110],"required":[23],"architectural":[24],"features,":[25],"it":[26],"yet":[28],"to":[29,42,99],"achieve":[30],"general":[31],"recognition":[32],"by":[33],"commercial":[35],"design":[36],"community.":[37],"This":[38,51],"is":[39],"mainly":[40],"due":[41],"lack":[44],"professional":[47],"CAD":[48],"tool":[49,82],"support.":[50],"paper":[52],"presents":[53],"extended":[54],"concepts":[55],"from":[56,90],"E.":[57],"L.":[58],"Horta":[59],"et":[60,71],"al.":[61,72],"(2002),":[62],"Xilinx":[63],"Application":[64],"Note":[65],"290":[66],"(2004)":[67],"I.":[69],"Robertson":[70],"(2002)":[73],"implemented":[74],"in":[75],"placement":[77],"routing":[79],"tool.":[80],"The":[81],"supports":[83],"creation":[84],"partially":[86],"dynamically":[87],"reconfigurable":[88],"designs":[89],"input":[91],"EDIF":[92],"files":[93],"user-specified":[95],"schedule":[97],"down":[98],"bitstream":[100],"generation":[101],"that":[104],"support":[105],"this":[106],"technology,":[107],"such":[108],"as":[109],"Atmel":[111],"AT40K":[112],"AT94K":[114],"series.":[115]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}