{"id":"https://openalex.org/W2138206217","doi":"https://doi.org/10.1109/fpl.2005.1515784","title":"QPF: efficient quadratic placement for FPGAs","display_name":"QPF: efficient quadratic placement for FPGAs","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2138206217","doi":"https://doi.org/10.1109/fpl.2005.1515784","mag":"2138206217"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103560933","display_name":"XU Yong-hong","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Yonghong Xu","raw_affiliation_strings":["Research Center for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Dept. of Electr. & Comput. Eng, Windsor Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Research Center for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Windsor Univ., Ont., Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074437075","display_name":"Mohammed Khalid","orcid":"https://orcid.org/0000-0003-3903-8789"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.A.S. Khalid","raw_affiliation_strings":["Research Center for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Dept. of Electr. & Comput. Eng, Windsor Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Research Center for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Windsor Univ., Ont., Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103560933"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":1.4509,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.83687113,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"555","last_page":"558"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7134298086166382},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6630643606185913},{"id":"https://openalex.org/keywords/quadratic-equation","display_name":"Quadratic equation","score":0.610359787940979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5261430740356445},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4867872893810272},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48413142561912537},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4349386692047119},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42467808723449707},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.37858226895332336},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3332425355911255},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15342500805854797},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09512493014335632},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09506189823150635},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.07536351680755615},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07394084334373474}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7134298086166382},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6630643606185913},{"id":"https://openalex.org/C129844170","wikidata":"https://www.wikidata.org/wiki/Q41299","display_name":"Quadratic equation","level":2,"score":0.610359787940979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5261430740356445},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4867872893810272},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48413142561912537},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4349386692047119},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42467808723449707},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.37858226895332336},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3332425355911255},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15342500805854797},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09512493014335632},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09506189823150635},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.07536351680755615},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07394084334373474},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W129209152","https://openalex.org/W281382653","https://openalex.org/W1575701986","https://openalex.org/W1965680834","https://openalex.org/W1980746862","https://openalex.org/W1995004404","https://openalex.org/W2007249115","https://openalex.org/W2008950155","https://openalex.org/W2011039300","https://openalex.org/W2017336862","https://openalex.org/W2017927472","https://openalex.org/W2023431904","https://openalex.org/W2024060531","https://openalex.org/W2044348081","https://openalex.org/W2067446923","https://openalex.org/W2087567137","https://openalex.org/W2094806828","https://openalex.org/W2104573358","https://openalex.org/W2104796877","https://openalex.org/W2109753853","https://openalex.org/W2111104699","https://openalex.org/W2117082818","https://openalex.org/W2120985183","https://openalex.org/W2135606070","https://openalex.org/W2139637699","https://openalex.org/W2158598102","https://openalex.org/W2160474882","https://openalex.org/W2161455936","https://openalex.org/W2163961680","https://openalex.org/W2168126808","https://openalex.org/W2907375804","https://openalex.org/W4234189062","https://openalex.org/W4238008789","https://openalex.org/W4253671424","https://openalex.org/W6610282509","https://openalex.org/W6676486451"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W4321353415","https://openalex.org/W2745001401","https://openalex.org/W2130974462","https://openalex.org/W2028665553","https://openalex.org/W2086519370","https://openalex.org/W972276598","https://openalex.org/W2087343574","https://openalex.org/W4246352526","https://openalex.org/W4400235630"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"QPF,":[5],"a":[6,41,99,132],"quadratic":[7],"placement":[8,13,28,136],"tool":[9,137],"for":[10,101],"FPGAs.":[11],"Quadratic":[12],"algorithms":[14],"try":[15],"to":[16,30,72,131],"minimize":[17],"total":[18,62,86,144],"squared":[19,48],"wire":[20,49,58,63,112,145],"length":[21,50,64],"by":[22],"solving":[23,95],"linear":[24,57,111],"equations.":[25],"The":[26],"resulting":[27,61],"tends":[29],"locate":[31],"all":[32],"cells":[33],"near":[34],"the":[35,38,60,74,85,106],"center":[36],"of":[37,44,56,93,105],"chip":[39],"with":[40,98],"large":[42],"amount":[43],"overlap.":[45],"Also,":[46],"since":[47],"is":[51,126],"only":[52],"an":[53],"indirect":[54],"measure":[55],"length,":[59],"may":[65],"not":[66],"be":[67],"minimized.":[68],"We":[69,89],"propose":[70],"methods":[71],"alleviate":[73],"above":[75],"two":[76],"problems":[77],"that":[78],"give":[79],"high":[80],"quality":[81],"results":[82,115],"while":[83,109,139],"minimizing":[84,110],"run":[87],"time.":[88],"incorporate":[90],"multiple":[91],"iterations":[92],"equation":[94],"process":[96],"together":[97],"technique":[100],"pulling":[102],"nodes":[103],"out":[104],"dense":[107],"area":[108],"length.":[113,146],"Experimental":[114],"using":[116],"twenty":[117],"MCNC":[118],"benchmark":[119],"circuits":[120],"show":[121],"that,":[122],"on":[123],"average,":[124],"QPF":[125],"5.8":[127],"times":[128],"faster":[129],"compared":[130],"well":[133],"known":[134],"FPGA":[135],"VPR,":[138],"providing":[140],"almost":[141],"comparable":[142],"estimated":[143]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}