{"id":"https://openalex.org/W2111336688","doi":"https://doi.org/10.1109/fpl.2005.1515775","title":"CPU-independent assembler in an FPGA","display_name":"CPU-independent assembler in an FPGA","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2111336688","doi":"https://doi.org/10.1109/fpl.2005.1515775","mag":"2111336688"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008603295","display_name":"Georg Acher","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"G. Acher","raw_affiliation_strings":["Lehrstuhl fur Rechnertechnik und Rechnerorganisation Technische Univ. Munchen, Germany"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl fur Rechnertechnik und Rechnerorganisation Technische Univ. Munchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068174103","display_name":"Carsten Trinitis","orcid":"https://orcid.org/0000-0002-6750-3652"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Trinitis","raw_affiliation_strings":["Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation, Technische Universit\u00e4t M\u00fcnchen, Garching bei M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation, Technische Universit\u00e4t M\u00fcnchen, Garching bei M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070129711","display_name":"Rainer Buchty","orcid":"https://orcid.org/0009-0004-9413-2078"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Buchty","raw_affiliation_strings":["Lehrstuhl f\u00fcr Rechnerarchitektur und Parallelverarbeitung, Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl f\u00fcr Rechnerarchitektur und Parallelverarbeitung, Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008603295"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.5156,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68303571,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"519","last_page":"522"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8232976198196411},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6955125331878662},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6727132797241211},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5810375213623047},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5255278944969177},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5080826282501221},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.4430513381958008},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4331486225128174},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.4108760952949524},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3204006552696228},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.245523601770401},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.09881556034088135}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8232976198196411},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6955125331878662},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6727132797241211},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5810375213623047},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5255278944969177},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5080826282501221},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.4430513381958008},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4331486225128174},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.4108760952949524},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3204006552696228},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.245523601770401},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.09881556034088135},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1514258760","https://openalex.org/W1569551987"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2990962948","https://openalex.org/W4200391368","https://openalex.org/W2155289750","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2895643982"],"abstract_inverted_index":{"We":[0],"describe":[1],"a":[2,16,25],"system":[3,49],"which":[4],"enables":[5],"FPGAs":[6],"to":[7,15,24,73],"generate":[8],"machine":[9],"code":[10,23,28,80],"for":[11,39],"various":[12],"CPUs,":[13],"similar":[14],"conventional":[17],"assembler.":[18,94],"Such":[19],"conversion":[20],"from":[21,86],"intermediate":[22],"CPU's":[26],"native":[27],"can":[29,63],"be":[30,64],"used":[31,65],"as":[32],"the":[33,43,52,58,78,92],"last":[34],"step":[35],"in":[36,91],"just-in-time":[37],"compilation":[38],"virtual":[40],"machines":[41],"like":[42],"Java":[44],"Virtual":[45],"Machine.":[46],"The":[47],"translation":[48],"itself":[50],"and":[51,62,69,84],"FPGA":[53,93],"logic":[54],"are":[55],"independent":[56],"of":[57,88],"actual":[59],"target":[60],"CPU":[61],"with":[66],"both":[67],"CISC":[68],"RISC":[70],"CPUs.":[71],"Due":[72],"an":[74],"extended":[75],"table":[76],"lookup,":[77],"resulting":[79],"is":[81],"very":[82],"efficient":[83],"gains":[85],"pre-calculation":[87],"selected":[89],"constants":[90]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}