{"id":"https://openalex.org/W2134183574","doi":"https://doi.org/10.1109/fpl.2005.1515773","title":"A high performance hardware architecture for an sad reuse based hierarchical motion estimation algorithm for H.264 video coding","display_name":"A high performance hardware architecture for an sad reuse based hierarchical motion estimation algorithm for H.264 video coding","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2134183574","doi":"https://doi.org/10.1109/fpl.2005.1515773","mag":"2134183574"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012182868","display_name":"Sinan E. Yalcin","orcid":"https://orcid.org/0009-0008-2471-3052"},"institutions":[{"id":"https://openalex.org/I134235054","display_name":"Sabanc\u0131 \u00dcniversitesi","ror":"https://ror.org/049asqa32","country_code":"TR","type":"education","lineage":["https://openalex.org/I134235054"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"S. Yalcin","raw_affiliation_strings":["Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","Fac. of Eng. & Natural Sci., Sabanci Univ, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]},{"raw_affiliation_string":"Fac. of Eng. & Natural Sci., Sabanci Univ, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004267367","display_name":"Hasan F. Ate\u015f","orcid":"https://orcid.org/0000-0002-6842-1528"},"institutions":[{"id":"https://openalex.org/I134235054","display_name":"Sabanc\u0131 \u00dcniversitesi","ror":"https://ror.org/049asqa32","country_code":"TR","type":"education","lineage":["https://openalex.org/I134235054"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"H.F. Ates","raw_affiliation_strings":["Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","Fac. of Eng. & Natural Sci., Sabanci Univ, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]},{"raw_affiliation_string":"Fac. of Eng. & Natural Sci., Sabanci Univ, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018819924","display_name":"\u0130lker Hamzao\u011flu","orcid":"https://orcid.org/0000-0002-6491-689X"},"institutions":[{"id":"https://openalex.org/I134235054","display_name":"Sabanc\u0131 \u00dcniversitesi","ror":"https://ror.org/049asqa32","country_code":"TR","type":"education","lineage":["https://openalex.org/I134235054"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"I. Hamzaoglu","raw_affiliation_strings":["Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","Fac. of Eng. & Natural Sci., Sabanci Univ, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]},{"raw_affiliation_string":"Fac. of Eng. & Natural Sci., Sabanci Univ, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012182868"],"corresponding_institution_ids":["https://openalex.org/I134235054"],"apc_list":null,"apc_paid":null,"fwci":2.9184,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.91416894,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"509","last_page":"514"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.8418866395950317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8316797614097595},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8234178423881531},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7913303375244141},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.6018257737159729},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5745057463645935},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4928398132324219},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4907311201095581},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4894787073135376},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.43819043040275574},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.4332926273345947},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41774067282676697},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2521793246269226},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18155166506767273},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10832205414772034},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10636427998542786}],"concepts":[{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.8418866395950317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8316797614097595},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8234178423881531},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7913303375244141},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.6018257737159729},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5745057463645935},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4928398132324219},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4907311201095581},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4894787073135376},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.43819043040275574},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4332926273345947},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41774067282676697},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2521793246269226},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18155166506767273},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10832205414772034},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10636427998542786},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.467.6533","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.467.6533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://research.sabanciuniv.edu/1239/1/3011800000645.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1836233800","https://openalex.org/W2106219841","https://openalex.org/W2136780943","https://openalex.org/W2140199336","https://openalex.org/W2152436223","https://openalex.org/W2488097972","https://openalex.org/W6638706860"],"related_works":["https://openalex.org/W2560564468","https://openalex.org/W2384591333","https://openalex.org/W4389945849","https://openalex.org/W2379906263","https://openalex.org/W2368465458","https://openalex.org/W2378531264","https://openalex.org/W1964906116","https://openalex.org/W3149845128","https://openalex.org/W2152652624","https://openalex.org/W2127392486"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,41,70],"high":[6],"performance":[7],"and":[8],"low":[9],"cost":[10],"hardware":[11,32],"architecture":[12,52],"for":[13,25,47],"real-time":[14],"implementation":[15,77],"of":[16,40],"an":[17],"SAD":[18],"reuse":[19],"based":[20],"hierarchical":[21],"motion":[22],"estimation":[23],"algorithm":[24],"H.264/MPEG4":[26],"Part":[27],"10":[28],"video":[29,44],"coding.":[30],"This":[31],"is":[33,53,62],"designed":[34],"to":[35,64],"be":[36],"used":[37],"as":[38],"part":[39],"complete":[42],"H.264":[43],"coding":[45],"system":[46],"portable":[48],"applications.":[49],"The":[50,58,75],"proposed":[51],"implemented":[54],"in":[55,69],"Verilog":[56,59],"HDL.":[57],"RTL":[60],"code":[61],"verified":[63],"work":[65],"at":[66],"68":[67],"MHz":[68],"Xilinx":[71],"Virtex":[72],"II":[73],"FPGA.":[74],"FPGA":[76],"can":[78],"process":[79],"27":[80],"VGA":[81],"frames":[82,90],"(640":[83],"/spl":[84,92],"times/":[85,93],"480)":[86],"or":[87],"82":[88],"CIF":[89],"(352":[91],"288)":[94],"per":[95],"second.":[96]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}