{"id":"https://openalex.org/W2140958343","doi":"https://doi.org/10.1109/fpl.2005.1515768","title":"A low-cost scalable pipelined reconfigurable architecture for simulation of digital circuits","display_name":"A low-cost scalable pipelined reconfigurable architecture for simulation of digital circuits","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2140958343","doi":"https://doi.org/10.1109/fpl.2005.1515768","mag":"2140958343"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101737166","display_name":"Victor Gon\u00e7alves","orcid":"https://orcid.org/0000-0003-2264-4619"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"V. Goncalves","raw_affiliation_strings":["Technical University of Lisbon, INESC-ID Lisboa, Portugal","[INESC-ID, Technology University of Lisbon, Lisboa, Portugal]"],"affiliations":[{"raw_affiliation_string":"Technical University of Lisbon, INESC-ID Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]},{"raw_affiliation_string":"[INESC-ID, Technology University of Lisbon, Lisboa, Portugal]","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043958334","display_name":"Jos\u00e9 T. de Sousa","orcid":"https://orcid.org/0000-0001-7525-7546"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"J.T. de Sousa","raw_affiliation_strings":["Technical University of Lisbon, INESC-ID Lisboa, Portugal","[INESC-ID, Technology University of Lisbon, Lisboa, Portugal]"],"affiliations":[{"raw_affiliation_string":"Technical University of Lisbon, INESC-ID Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]},{"raw_affiliation_string":"[INESC-ID, Technology University of Lisbon, Lisboa, Portugal]","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067214457","display_name":"F.M. Gon\u00e7alves","orcid":"https://orcid.org/0000-0002-0559-1888"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"F. Goncalves","raw_affiliation_strings":["Technical University of Lisbon, INESC-ID Lisboa, Portugal","[INESC-ID, Technology University of Lisbon, Lisboa, Portugal]"],"affiliations":[{"raw_affiliation_string":"Technical University of Lisbon, INESC-ID Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]},{"raw_affiliation_string":"[INESC-ID, Technology University of Lisbon, Lisboa, Portugal]","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101737166"],"corresponding_institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60427296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"481","last_page":"486"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.821810245513916},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8113215565681458},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7217795848846436},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5893572568893433},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5892466902732849},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5345467925071716},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5257516503334045},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.516920804977417},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.48888319730758667},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4552525281906128},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42327409982681274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4190957546234131},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41644272208213806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07484525442123413},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07340916991233826}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.821810245513916},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8113215565681458},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7217795848846436},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5893572568893433},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5892466902732849},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5345467925071716},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5257516503334045},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.516920804977417},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.48888319730758667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4552525281906128},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42327409982681274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4190957546234131},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41644272208213806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07484525442123413},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07340916991233826},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1488176395","https://openalex.org/W1528989488","https://openalex.org/W2069523538","https://openalex.org/W2121066557","https://openalex.org/W2137693161","https://openalex.org/W2137819273","https://openalex.org/W2148658001","https://openalex.org/W2166858488"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2778498407","https://openalex.org/W2532502681","https://openalex.org/W2294545068"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,49,70,128],"cycle-based":[4],"hardware":[5,80],"simulator":[6,15,87],"for":[7],"digital":[8],"circuits":[9],"using":[10,48,90,127],"FPGA":[11,29,131],"acceleration.":[12],"The":[13,54,86,106],"proposed":[14,111],"makes":[16],"use":[17],"of":[18,28,51,78,125],"two":[19,101],"reconfiguration":[20],"layers,":[21],"which":[22,73],"can":[23,74,113],"eliminate":[24],"the":[25,38,66,76,79,91,95,110,115],"computational":[26],"cost":[27],"compilation":[30],"(map,":[31],"place":[32],"and":[33,82,94],"route).":[34],"At":[35],"compile":[36],"time,":[37],"original":[39],"circuit":[40,47,68,72],"is":[41,56,69],"translated":[42],"into":[43],"an":[44],"equivalent":[45,67],"pipelined":[46],"set":[50],"basic":[52],"gates.":[53],"architecture":[55,112],"highly":[57],"scalable":[58],"without":[59],"requiring":[60],"multi-FPGA":[61],"partitioning,":[62],"and,":[63],"more":[64],"interestingly,":[65],"virtual":[71],"exceed":[75],"size":[77],"platform":[81],"still":[83],"be":[84],"simulated.":[85],"was":[88],"validated":[89],"ISCAS'85":[92],"benchmarks":[93],"results":[96,107],"have":[97],"been":[98],"compared":[99],"to":[100,122],"state-of-the-art":[102],"commercial":[103],"software":[104],"simulators.":[105],"show":[108],"that":[109],"speedup":[114],"execution":[116],"(compilation":[117],"+":[118],"simulation)":[119],"from":[120],"3":[121],"4":[123],"orders":[124],"magnitude,":[126],"single":[129],"large":[130],"device.":[132]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}