{"id":"https://openalex.org/W2153003296","doi":"https://doi.org/10.1109/fpl.2005.1515758","title":"Hierarchical placement for large-scale FPAA","display_name":"Hierarchical placement for large-scale FPAA","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2153003296","doi":"https://doi.org/10.1109/fpl.2005.1515758","mag":"2153003296"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112682722","display_name":"I. Faik Baskaya","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"I.F. Baskaya","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108226545","display_name":"S.M. Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Reddy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033437141","display_name":"David V. Anderson","orcid":"https://orcid.org/0000-0002-8571-4613"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Anderson","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112682722"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.3628,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68551483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"421","last_page":"426"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.9708265066146851},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7763378620147705},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7000956535339355},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6757399439811707},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.519550621509552},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.47772786021232605},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.4604850709438324},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4548121988773346},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.44227561354637146},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.44073018431663513},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4215327501296997},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4134470820426941},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.41225653886795044},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3202683925628662},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.296111524105072},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18633395433425903},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16381946206092834},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.14631640911102295},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08796113729476929},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.08151355385780334},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07662093639373779}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.9708265066146851},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7763378620147705},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7000956535339355},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6757399439811707},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.519550621509552},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.47772786021232605},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.4604850709438324},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4548121988773346},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.44227561354637146},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.44073018431663513},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4215327501296997},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4134470820426941},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.41225653886795044},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3202683925628662},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.296111524105072},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18633395433425903},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16381946206092834},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.14631640911102295},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08796113729476929},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.08151355385780334},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07662093639373779},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.125.4724","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.125.4724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.gtcad.gatech.edu/www/papers/fpl05b.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W2097880833","https://openalex.org/W2106267865","https://openalex.org/W2112357477","https://openalex.org/W2120970098","https://openalex.org/W2134682148","https://openalex.org/W2143806010","https://openalex.org/W2148271369","https://openalex.org/W2153960176","https://openalex.org/W4212774754","https://openalex.org/W4242608849"],"related_works":["https://openalex.org/W2106745543","https://openalex.org/W2543538133","https://openalex.org/W1602041134","https://openalex.org/W3151676560","https://openalex.org/W2159103767","https://openalex.org/W2114801632","https://openalex.org/W2042850549","https://openalex.org/W3142098689","https://openalex.org/W2801881719","https://openalex.org/W2293968594"],"abstract_inverted_index":{"Modern":[0],"advances":[1],"in":[2,15,22,88],"reconfigurable":[3],"analog":[4,9,64,105],"technologies":[5],"are":[6,86],"allowing":[7],"field-programmable":[8],"arrays":[10],"(FPAAs)":[11],"to":[12,26,102],"dramatically":[13],"grow":[14],"size,":[16],"flexibility,":[17],"and":[18,82],"usefulness.":[19],"Our":[20,94],"goal":[21],"this":[23],"paper":[24],"is":[25,80],"develop":[27],"the":[28,42,45,73,109,122],"first":[29,62],"hierarchical":[30,56],"placement":[31,96],"algorithm":[32,61,97],"for":[33],"large-scale":[34],"floating-gate":[35],"based":[36],"FPAAs":[37],"with":[38],"a":[39,67,103],"focus":[40],"on":[41,48,114],"minimization":[43],"of":[44,69,76,90,108,124],"parasitic":[46],"effects":[47],"interconnects":[49],"under":[50],"various":[51],"device-related":[52],"constraints.":[53],"In":[54],"our":[55,58,125],"approach,":[57],"FPAA":[59,95,111],"clustering":[60],"groups":[63],"components":[65],"into":[66],"set":[68],"clusters":[70],"so":[71],"that":[72],"total":[74],"number":[75],"routing":[77,91,115],"switches":[78,92],"used":[79],"minimized":[81],"all":[83],"IO":[84],"paths":[85],"balanced":[87],"terms":[89],"used.":[93],"then":[98],"maps":[99],"each":[100],"cluster":[101],"computational":[104],"block":[106],"(CAB)":[107],"target":[110],"while":[112],"focusing":[113],"switch":[116],"usage":[117],"again.":[118],"Experimental":[119],"results":[120],"demonstrate":[121],"effectiveness":[123],"approach.":[126]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}