{"id":"https://openalex.org/W2164132095","doi":"https://doi.org/10.1109/fpl.2005.1515757","title":"Fast FPGA placement using space-filling curve","display_name":"Fast FPGA placement using space-filling curve","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2164132095","doi":"https://doi.org/10.1109/fpl.2005.1515757","mag":"2164132095"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106232660","display_name":"P. Banerjee","orcid":"https://orcid.org/0009-0005-3184-6871"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P. Banerjee","raw_affiliation_strings":["Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040747134","display_name":"Subhasis Bhattacharjee","orcid":"https://orcid.org/0000-0002-3015-3388"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Bhattacharjee","raw_affiliation_strings":["Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021904459","display_name":"Susmita Sur\u2010Kolay","orcid":"https://orcid.org/0000-0002-2052-3779"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Sur-Kolay","raw_affiliation_strings":["Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000078546","display_name":"Swagatam Das","orcid":"https://orcid.org/0000-0001-6843-4508"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Das","raw_affiliation_strings":["Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032341988","display_name":"Subhas C. Nandy","orcid":"https://orcid.org/0000-0003-0330-2891"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S.C. Nandy","raw_affiliation_strings":["Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5106232660"],"corresponding_institution_ids":["https://openalex.org/I6498739"],"apc_list":null,"apc_paid":null,"fwci":1.4227,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83678406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"415","last_page":"420"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.822638750076294},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7466222643852234},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7211024761199951},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6568788290023804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.515652060508728},{"id":"https://openalex.org/keywords/annealing","display_name":"Annealing (glass)","score":0.47757723927497864},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43254905939102173},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3066120147705078},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.16563159227371216}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.822638750076294},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7466222643852234},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7211024761199951},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6568788290023804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.515652060508728},{"id":"https://openalex.org/C2777855556","wikidata":"https://www.wikidata.org/wiki/Q4339544","display_name":"Annealing (glass)","level":2,"score":0.47757723927497864},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43254905939102173},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3066120147705078},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.16563159227371216},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/14","display_name":"Life below water","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W129209152","https://openalex.org/W1545666019","https://openalex.org/W1972237171","https://openalex.org/W1976278025","https://openalex.org/W2011039300","https://openalex.org/W2040879131","https://openalex.org/W2064535593","https://openalex.org/W2069896270","https://openalex.org/W2072605585","https://openalex.org/W2078174680","https://openalex.org/W2085374061","https://openalex.org/W2119611889","https://openalex.org/W2120970098","https://openalex.org/W2135417136","https://openalex.org/W2135606070","https://openalex.org/W2139637699","https://openalex.org/W2154014710","https://openalex.org/W2721204918","https://openalex.org/W2769954494","https://openalex.org/W4238008789","https://openalex.org/W4240774490","https://openalex.org/W4246962530"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5],"placement":[6,36],"method":[7,25,76],"for":[8,77],"island-style":[9],"FPGAs,":[10],"based":[11,82],"on":[12,65],"recursive":[13],"bi-partitioning":[14],"followed":[15],"by":[16,54],"application":[17],"of":[18,23,37,62,74,80],"space-filling":[19],"curves.":[20],"Experimental":[21],"results":[22],"our":[24],"show":[26],"55%":[27],"improvement":[28],"in":[29],"cost,":[30],"when":[31],"compared":[32],"to":[33],"random":[34],"initial":[35],"the":[38,60,66,72,75],"popular":[39],"tool":[40],"VPR.":[41],"The":[42],"solutions":[43],"thus":[44],"obtained":[45],"require":[46],"44.5%":[47],"fewer":[48],"moves":[49],"during":[50],"final":[51],"iterative":[52],"refinement":[53],"ultra-low":[55],"temperature":[56],"simulated":[57],"annealing,":[58],"whereas":[59],"quality":[61],"solution":[63],"is":[64],"average":[67],"0.1%":[68],"better.":[69],"This":[70],"establishes":[71],"utility":[73],"fast":[78],"reconfiguration":[79],"FPGA":[81],"co-processors.":[83]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}