{"id":"https://openalex.org/W2170607655","doi":"https://doi.org/10.1109/fpl.2005.1515751","title":"A parallel MPEG-4 encoder for FPGA based multiprocessor SoC","display_name":"A parallel MPEG-4 encoder for FPGA based multiprocessor SoC","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2170607655","doi":"https://doi.org/10.1109/fpl.2005.1515751","mag":"2170607655"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069900244","display_name":"O. Lehtoranta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"O. Lehtoranta","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078390067","display_name":"Erno Salminen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"E. Salminen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033576751","display_name":"Ari Kulmala","orcid":"https://orcid.org/0009-0005-5755-7402"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"A. Kulmala","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028871801","display_name":"Marko H\u00e4nnik\u00e4inen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"M. Hannikainen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T.D. Hamalainen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5069900244"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":3.4972,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9337149,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"380","last_page":"385"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8582940101623535},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.814630389213562},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.7745145559310913},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6890155076980591},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6881017684936523},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6473753452301025},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5671005249023438},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4578801989555359},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4507942795753479},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4415808320045471},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39453375339508057},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09224805235862732}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8582940101623535},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.814630389213562},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7745145559310913},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6890155076980591},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6881017684936523},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6473753452301025},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5671005249023438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4578801989555359},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4507942795753479},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4415808320045471},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39453375339508057},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09224805235862732},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1573730887","https://openalex.org/W1648463947","https://openalex.org/W2009973548","https://openalex.org/W2028922938","https://openalex.org/W2043881920","https://openalex.org/W2103534457","https://openalex.org/W2128872032","https://openalex.org/W2141192408","https://openalex.org/W2162043916","https://openalex.org/W2169586191","https://openalex.org/W2988282852","https://openalex.org/W6634230952","https://openalex.org/W6636834901"],"related_works":["https://openalex.org/W2187189666","https://openalex.org/W2949084706","https://openalex.org/W631639522","https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W2364622490","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W4254372399","https://openalex.org/W2163885456"],"abstract_inverted_index":{"A":[0],"parallel":[1],"MPEG-4":[2],"simple":[3],"profile":[4],"encoder":[5,96],"for":[6,76,102],"FPGA":[7,138],"based":[8],"multiprocessor":[9,45],"system-on-chip":[10],"(SoC)":[11],"is":[12,16,26,59,143],"presented.":[13],"The":[14,24,78,109],"goal":[15],"a":[17],"computationally":[18],"scalable":[19,95],"framework":[20,97],"independent":[21],"of":[22,47,107,125,140],"platform.":[23],"scalability":[25],"achieved":[27],"by":[28],"spatial":[29],"parallelization":[30],"where":[31,61],"images":[32,63],"are":[33,41,64,74,84,93],"divided":[34],"to":[35,43],"horizontal":[36],"slices.":[37],"Slice":[38],"coding":[39],"tasks":[40],"mapped":[42],"the":[44,55,94],"consisting":[46],"four":[48],"soft-cores":[49],"arranged":[50],"into":[51],"master-slave":[52],"configuration.":[53],"Also,":[54],"shared":[56,67],"memory":[57,69,106],"model":[58],"adopted":[60],"large":[62],"stored":[65],"in":[66],"external":[68],"while":[70],"small":[71],"on-chip":[72],"buffers":[73],"used":[75],"processing.":[77],"interconnections":[79],"between":[80],"memories":[81],"and":[82,127,134],"processors":[83],"realized":[85],"with":[86,104,118,132],"our":[87],"HIBI":[88],"network.":[89],"Our":[90],"main":[91],"contributions":[92],"as":[98,100],"well":[99],"methods":[101],"coping":[103],"limited":[105],"FPGA.":[108],"current":[110,141],"software":[111],"only":[112],"implementation":[113,142],"processes":[114],"6":[115],"QCIF":[116],"frames/s":[117],"three":[119,135],"encoding":[120],"slaves.":[121],"In":[122],"practice,":[123],"speed-ups":[124],"1.7":[126],"2.3":[128],"have":[129],"been":[130],"measured":[131],"two":[133],"slaves,":[136],"respectively.":[137],"utilization":[139],"59%":[144],"requiring":[145],"24":[146],"207":[147],"logic":[148],"elements":[149],"on":[150],"Altera":[151],"Stratix":[152],"EP1S40.":[153]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}