{"id":"https://openalex.org/W2136696820","doi":"https://doi.org/10.1109/fpl.2005.1515748","title":"Communication synthesis in a multiprocessor environment","display_name":"Communication synthesis in a multiprocessor environment","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2136696820","doi":"https://doi.org/10.1109/fpl.2005.1515748","mag":"2136696820"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074964155","display_name":"Claudiu Zissulescu","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]},{"id":"https://openalex.org/I210716285","display_name":"University of Applied Sciences Leiden","ror":"https://ror.org/0093src13","country_code":"NL","type":"education","lineage":["https://openalex.org/I210716285"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"C. Zissulescu","raw_affiliation_strings":["Leiden Embedded Research Center Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","Leiden University, Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Embedded Research Center Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","institution_ids":["https://openalex.org/I210716285","https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064339872","display_name":"Bart Kienhuis","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]},{"id":"https://openalex.org/I210716285","display_name":"University of Applied Sciences Leiden","ror":"https://ror.org/0093src13","country_code":"NL","type":"education","lineage":["https://openalex.org/I210716285"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"B. Kienhuis","raw_affiliation_strings":["Leiden Embedded Research Center Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","Leiden University, Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Embedded Research Center Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","institution_ids":["https://openalex.org/I210716285","https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108526301","display_name":"E. Deprettere","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]},{"id":"https://openalex.org/I210716285","display_name":"University of Applied Sciences Leiden","ror":"https://ror.org/0093src13","country_code":"NL","type":"education","lineage":["https://openalex.org/I210716285"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"E. Deprettere","raw_affiliation_strings":["Leiden Embedded Research Center Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","Leiden University, Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Embedded Research Center Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","institution_ids":["https://openalex.org/I210716285","https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074964155"],"corresponding_institution_ids":["https://openalex.org/I121797337","https://openalex.org/I210716285"],"apc_list":null,"apc_paid":null,"fwci":0.2736,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68016421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4116","issue":null,"first_page":"360","last_page":"365"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8172497749328613},{"id":"https://openalex.org/keywords/point-to-point","display_name":"Point-to-point","score":0.6941075325012207},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6879527568817139},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.589816689491272},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5829413533210754},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.5731449127197266},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.541641116142273},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5278696417808533},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.475856751203537},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.4507175385951996},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39391496777534485},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3724033236503601},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37026453018188477},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2698649764060974},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19346323609352112},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1492626667022705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8172497749328613},{"id":"https://openalex.org/C174440990","wikidata":"https://www.wikidata.org/wiki/Q681349","display_name":"Point-to-point","level":2,"score":0.6941075325012207},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6879527568817139},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.589816689491272},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5829413533210754},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.5731449127197266},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.541641116142273},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5278696417808533},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.475856751203537},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.4507175385951996},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39391496777534485},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3724033236503601},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37026453018188477},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2698649764060974},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19346323609352112},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1492626667022705},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.71.6971","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.71.6971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ptolemy.eecs.berkeley.edu/~kienhuis/ftp/fpl05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1561804394","https://openalex.org/W1565725930","https://openalex.org/W2011403724","https://openalex.org/W2016421926","https://openalex.org/W2032391783","https://openalex.org/W2096856647","https://openalex.org/W2114067856","https://openalex.org/W2120235301","https://openalex.org/W2141722747","https://openalex.org/W2151415616","https://openalex.org/W4245203543","https://openalex.org/W4254440925","https://openalex.org/W6677854346"],"related_works":["https://openalex.org/W2158430778","https://openalex.org/W2533984654","https://openalex.org/W2373630027","https://openalex.org/W2139640506","https://openalex.org/W2964427520","https://openalex.org/W3142610408","https://openalex.org/W2147511796","https://openalex.org/W2617209884","https://openalex.org/W2017378253","https://openalex.org/W2392116934"],"abstract_inverted_index":{"At":[0],"Leiden":[1],"University,":[2],"we":[3,41,98],"are":[4],"developing":[5],"a":[6,24,37,51,62,79,88],"design":[7,32],"methodology":[8,33,49],"that":[9,40,109],"allows":[10],"for":[11,102],"fast":[12],"mapping":[13],"of":[14,26,67,76,115],"nested-loop":[15],"applications":[16],"(e.g.":[17],"DSP,":[18],"imaging,":[19],"or":[20],"multimedia)":[21],"written":[22],"in":[23,54,61,72,124],"subset":[25],"Matlab":[27],"onto":[28],"reconfigurable":[29],"devices.":[30],"This":[31,48],"is":[34],"implemented":[35],"into":[36],"tool":[38],"chain":[39],"call":[42],"COM-PAAN/LAURA":[43],"(Stefanov":[44],"et":[45],"al.,":[46],"2004).":[47],"generates":[50],"process":[52],"network":[53],"which":[55],"the":[56,73,84,100,103,113],"inter-process":[57],"communication":[58,70,82,105,111],"takes":[59],"place":[60],"point-to-point":[63,68,110],"fashion.":[64],"Four":[65],"types":[66,106],"inter-processor":[69],"exist":[71],"PN.":[74],"Two":[75],"them":[77],"use":[78,87],"FIFO":[80],"like":[81,90],"and":[83,107,121],"other":[85],"two":[86],"cache":[89],"memory":[91],"to":[92],"exchange":[93],"data.":[94],"In":[95],"this":[96],"paper,":[97],"investigate":[99],"realizations":[101],"four":[104],"show":[108],"at":[112],"level":[114],"scalars":[116],"can":[117],"be":[118],"realized":[119],"automatically":[120],"very":[122],"efficiently":[123],"today's":[125],"FPGAs.":[126]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}