{"id":"https://openalex.org/W2107279573","doi":"https://doi.org/10.1109/fpl.2005.1515745","title":"Generation and exploration of reconfigurable architectures using mathematical programming","display_name":"Generation and exploration of reconfigurable architectures using mathematical programming","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2107279573","doi":"https://doi.org/10.1109/fpl.2005.1515745","mag":"2107279573"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045144421","display_name":"Alastair Smith","orcid":"https://orcid.org/0000-0002-5291-1442"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"A.M. Smith","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, UK","Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"G.A. Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, UK","Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060105847","display_name":"P.Y.K. Cheung","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P.Y.K. Cheung","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, UK","Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5045144421"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.7914,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74794069,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"341","last_page":"346"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7391918897628784},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.715943455696106},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.7063069343566895},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7033829092979431},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6791921854019165},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.616818368434906},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.566969633102417},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5601447820663452},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5249716639518738},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4585937559604645},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4535672068595886},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44029322266578674},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3951159715652466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30083784461021423},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1161794364452362},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08869579434394836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7391918897628784},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.715943455696106},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.7063069343566895},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7033829092979431},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6791921854019165},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.616818368434906},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.566969633102417},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5601447820663452},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5249716639518738},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4585937559604645},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4535672068595886},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44029322266578674},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3951159715652466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30083784461021423},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1161794364452362},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08869579434394836},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.385.7554","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.385.7554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cas.ee.ic.ac.uk/people/gac1/pubs/AlFPL05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1542864806","https://openalex.org/W1546754027","https://openalex.org/W2038318386","https://openalex.org/W2089710952","https://openalex.org/W2105182823","https://openalex.org/W2116094656","https://openalex.org/W2159741920","https://openalex.org/W2336259629","https://openalex.org/W4241239131","https://openalex.org/W6683184667"],"related_works":["https://openalex.org/W2129019972","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W1612076744","https://openalex.org/W1522032972","https://openalex.org/W2038220260","https://openalex.org/W3164085601","https://openalex.org/W2113308450","https://openalex.org/W2139962137","https://openalex.org/W2340647897"],"abstract_inverted_index":{"The":[0,22,56,102],"purpose":[1],"of":[2,29,35,47,54,58],"this":[3,30,59,71],"paper":[4],"is":[5,75,93,105],"to":[6,43,119],"detail":[7],"a":[8,48,52,78],"high-level":[9],"analytical":[10,37],"modelling":[11],"and":[12,67,81,114,116],"optimisation":[13,87],"environment":[14],"for":[15,26,51,98],"mixed-granularity":[16],"field":[17],"programmable":[18],"gate":[19],"arrays":[20],"(FPGAs).":[21],"work":[23],"carried":[24],"out":[25],"the":[27,33,45,62,73,91,109],"purposes":[28],"study":[31],"involves":[32],"creation":[34],"an":[36,96],"framework":[38],"that":[39],"can":[40],"be":[41,83],"used":[42],"optimise":[44],"design":[46,103],"reconfigurable":[49],"device":[50],"set":[53],"benchmarks.":[55],"strengths":[57],"approach":[60,92],"are":[61,122],"simultaneous":[63],"placement,":[64],"module":[65],"selection":[66],"architecture":[68],"generation.":[69],"In":[70,89],"paper,":[72],"problem":[74],"cast":[76],"as":[77],"formal":[79],"optimisation,":[80],"may":[82],"solved":[84],"using":[85],"existing":[86],"tools.":[88],"addition,":[90],"adapted":[94],"into":[95],"heuristic":[97],"larger":[99],"benchmark":[100],"sets.":[101],"space":[104],"explored":[106],"by":[107],"examining":[108],"tradeoffs":[110],"between":[111],"area,":[112],"speed":[113],"flexibility,":[115],"some":[117],"comparisons":[118],"commercial":[120],"architectures":[121],"drawn.":[123]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}