{"id":"https://openalex.org/W2111619829","doi":"https://doi.org/10.1109/fpl.2005.1515738","title":"Gals systems prototyping using multiclock fpgas and asynchronous network-on-chips","display_name":"Gals systems prototyping using multiclock fpgas and asynchronous network-on-chips","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2111619829","doi":"https://doi.org/10.1109/fpl.2005.1515738","mag":"2111619829"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050691314","display_name":"J. Quartana","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"J. Quartana","raw_affiliation_strings":["TIMA Laboratory, France","TIMA Lab., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114840979","display_name":"S. Renane","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Renane","raw_affiliation_strings":["TIMA Laboratory, France","TIMA Lab., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000224768","display_name":"A. Baixas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Baixas","raw_affiliation_strings":["TIMA Laboratory, France","TIMA Lab., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Fesquet","raw_affiliation_strings":["TIMA Laboratory, France","TIMA Lab., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017617798","display_name":"Marc Renaudin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Renaudin","raw_affiliation_strings":["TIMA Laboratory, France","TIMA Lab., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5050691314"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":3.9408,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93286754,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9743000268936157,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12579","display_name":"Muon and positron interactions and applications","score":0.9711999893188477,"subfield":{"id":"https://openalex.org/subfields/2211","display_name":"Mechanics of Materials"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7210938334465027},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7010329365730286},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6449871063232422},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6203761100769043},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5925116539001465},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.42603030800819397},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1669520139694214},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.120272696018219}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7210938334465027},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7010329365730286},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6449871063232422},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6203761100769043},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5925116539001465},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.42603030800819397},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1669520139694214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.120272696018219},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00012722v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00012722","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Field Programmable Logic and Applications, 2005. International Conference on, 2005, Tampere, Finland. pp.299-304","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W27747167","https://openalex.org/W33571320","https://openalex.org/W1514480347","https://openalex.org/W1515165357","https://openalex.org/W1726603752","https://openalex.org/W1765538419","https://openalex.org/W1865879713","https://openalex.org/W1942342255","https://openalex.org/W1996910939","https://openalex.org/W2031273683","https://openalex.org/W2034328163","https://openalex.org/W2049887400","https://openalex.org/W2055834800","https://openalex.org/W2058336304","https://openalex.org/W2084517978","https://openalex.org/W2099034654","https://openalex.org/W2108367269","https://openalex.org/W2111927499","https://openalex.org/W2114453311","https://openalex.org/W2127999738","https://openalex.org/W2129981070","https://openalex.org/W2131675349","https://openalex.org/W2138921574","https://openalex.org/W2156114874","https://openalex.org/W2160924769","https://openalex.org/W2165411169","https://openalex.org/W2165576568","https://openalex.org/W2165766091","https://openalex.org/W2296054660","https://openalex.org/W6630675976","https://openalex.org/W6637799165","https://openalex.org/W6639091255"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2111241003","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,28,77,94,103],"innovating":[4],"methodology":[5],"for":[6,18,137],"network-centric":[7],"globally-asynchronous":[8],"locally-synchronous":[9],"(GALS)":[10],"system":[11],"prototyping.":[12],"High-performance":[13],"multiclock":[14],"FPGAs":[15],"are":[16,111,130],"exploited":[17,44],"easy":[19],"and":[20,62,69,89,93,141],"fast":[21],"prototyping":[22],"of":[23,27,39,54,124,143],"GALS":[24],"systems":[25],"based":[26],"asynchronous":[29,40,95,104],"network-on-chip":[30],"(ANoC)":[31],"interfacing":[32],"synchronous":[33],"standard":[34],"IP":[35],"cores.":[36],"Modularity":[37],"property":[38],"circuits":[41],"is":[42,74],"fully":[43],"to":[45,66],"design":[46,64],"regular":[47],"distributed":[48],"interconnect":[49],"topologies":[50],"by":[51,121],"the":[52,119,122,133,144],"means":[53,123],"basic":[55],"topology-free":[56],"building":[57],"blocks,":[58],"with":[59],"a":[60,114,125],"focus":[61],"special":[63],"effort":[65],"solve":[67],"arbitration":[68],"synchronization":[70],"problems.":[71],"A":[72],"case-study":[73],"implemented":[75,112],"on":[76,118,132],"up-to-date":[78],"FPGA":[79,120,134],"which":[80],"includes":[81],"two":[82],"independently":[83],"clocked":[84],"processors,":[85],"memory":[86],"banks,":[87],"serial":[88],"parallel":[90],"communication":[91,138],"links":[92],"DES":[96],"(data":[97],"encryption":[98],"standard)":[99],"module":[100],"connected":[101],"through":[102],"5/spl":[105],"times/5":[106],"crossbar.":[107],"The":[108],"clock-less":[109],"modules":[110],"using":[113],"quasidelay":[115],"insensitive":[116],"logic":[117],"dedicated":[126],"library.":[127],"Performance":[128],"figures":[129],"reported":[131],"platform,":[135],"especially":[136],"costs,":[139],"speed":[140],"latency":[142],"ANoC.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}