{"id":"https://openalex.org/W2164337590","doi":"https://doi.org/10.1109/fpl.2005.1515736","title":"A novel asynchronous FPGA architecture design and its performance evaluation","display_name":"A novel asynchronous FPGA architecture design and its performance evaluation","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2164337590","doi":"https://doi.org/10.1109/fpl.2005.1515736","mag":"2164337590"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112762702","display_name":"Xin Jia","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xin Jia","raw_affiliation_strings":["University of Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Vemuri","raw_affiliation_strings":["University of Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112762702"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":1.4228,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.83680215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8445797562599182},{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.78923100233078},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7806744575500488},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.7548459768295288},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.738914966583252},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6647112369537354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5430538058280945},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5087190270423889},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5033363699913025},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48482170701026917},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43616044521331787},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4261450469493866},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38412198424339294},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2802736163139343},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1301778256893158},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.10209789872169495},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.09121546149253845}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8445797562599182},{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.78923100233078},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7806744575500488},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.7548459768295288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.738914966583252},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6647112369537354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5430538058280945},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5087190270423889},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5033363699913025},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48482170701026917},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43616044521331787},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4261450469493866},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38412198424339294},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2802736163139343},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1301778256893158},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.10209789872169495},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.09121546149253845},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1553739034","https://openalex.org/W1561252668","https://openalex.org/W1972887087","https://openalex.org/W2030604232","https://openalex.org/W2117869698","https://openalex.org/W2117897741","https://openalex.org/W2120480196","https://openalex.org/W2127444466","https://openalex.org/W2142386205","https://openalex.org/W2163782015","https://openalex.org/W2171703369","https://openalex.org/W4250661686"],"related_works":["https://openalex.org/W2378481815","https://openalex.org/W4243423627","https://openalex.org/W2363501999","https://openalex.org/W2085176118","https://openalex.org/W4252646934","https://openalex.org/W2097709559","https://openalex.org/W2383170059","https://openalex.org/W2120480196","https://openalex.org/W2143644426","https://openalex.org/W2395791255"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"GAPLA:":[3],"a":[4,59],"globally":[5],"asynchronous":[6,25],"locally":[7,20,49],"synchronous":[8,21,31,50],"programmable":[9,53],"logic":[10],"array":[11],"architecture.":[12],"The":[13,43,106],"whole":[14],"FPGA":[15,68],"area":[16,69,107],"is":[17,117],"divided":[18],"into":[19,70,90],"blocks":[22,32],"wrapped":[23],"with":[24],"I/O":[26],"interfaces.":[27],"Data":[28],"communications":[29,95],"between":[30,96],"are":[33,52,94],"controlled":[34],"by":[35],"2-phase":[36],"handshaking":[37],"signals":[38],"under":[39],"bundled-data":[40],"delay":[41],"assumption.":[42],"size":[44],"and":[45],"shape":[46],"of":[47,75,109],"each":[48,99],"block":[51,100],"so":[54],"that":[55],"different":[56],"modules":[57],"in":[58,85,114],"design":[60],"can":[61],"be":[62,120],"effectively":[63],"implemented.":[64],"By":[65],"dividing":[66],"the":[67,73,111,136],"smaller":[71],"blocks,":[72],"delays":[74,84],"long":[76],"interconnect":[77],"wires,":[78],"which":[79],"could":[80,101],"easily":[81],"dominate":[82],"other":[83],"conventional":[86,137],"FPGAs,":[87],"only":[88],"come":[89],"picture":[91],"when":[92],"there":[93],"blocks.":[97],"Therefore,":[98],"run":[102],"at":[103],"higher":[104],"speed.":[105],"overhead":[108],"adopting":[110],"GALS":[112],"style":[113],"GAPLA":[115],"architecture":[116],"estimated":[118],"to":[119,130,135],"very":[121],"small":[122],"(about":[123],"7%).":[124],"Experimental":[125],"results":[126],"show":[127],"an":[128],"up":[129],"55%":[131],"performance":[132],"improvement":[133],"compared":[134],"FPGAs.":[138]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}