{"id":"https://openalex.org/W1555317604","doi":"https://doi.org/10.1109/fpl.2005.1515730","title":"Defect tolerance in multiple-FPGA systems","display_name":"Defect tolerance in multiple-FPGA systems","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W1555317604","doi":"https://doi.org/10.1109/fpl.2005.1515730","mag":"1555317604"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005352888","display_name":"Z. Hyder","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Z. Hyder","raw_affiliation_strings":["Electrical Engineering & Computer Science, University of California, Berkeley, USA","Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering & Computer Science, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044520704","display_name":"John Wawrzynek","orcid":"https://orcid.org/0009-0003-1466-4553"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Wawrzynek","raw_affiliation_strings":["Electrical Engineering & Computer Science, University of California, Berkeley, USA","Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering & Computer Science, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005352888"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":1.088,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77534254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"247","last_page":"254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7865508794784546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.733826756477356},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6954758167266846},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5999341011047363},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5233811140060425},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5093804597854614},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5019543170928955},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.492570698261261},{"id":"https://openalex.org/keywords/ideal","display_name":"Ideal (ethics)","score":0.47751182317733765},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4571296274662018},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4551619589328766},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4534362554550171},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4341796636581421},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.40320467948913574},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33465272188186646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2952672243118286},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18326091766357422},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1276794672012329}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7865508794784546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.733826756477356},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6954758167266846},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5999341011047363},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5233811140060425},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5093804597854614},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5019543170928955},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.492570698261261},{"id":"https://openalex.org/C2776639384","wikidata":"https://www.wikidata.org/wiki/Q840396","display_name":"Ideal (ethics)","level":2,"score":0.47751182317733765},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4571296274662018},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4551619589328766},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4534362554550171},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4341796636581421},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40320467948913574},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33465272188186646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2952672243118286},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18326091766357422},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1276794672012329},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W390146837","https://openalex.org/W1905191145","https://openalex.org/W1905355278","https://openalex.org/W2043788727","https://openalex.org/W2099329957","https://openalex.org/W2101978114","https://openalex.org/W2104622122","https://openalex.org/W2110864115","https://openalex.org/W2111081435","https://openalex.org/W2116775565","https://openalex.org/W2120295190","https://openalex.org/W2136841933","https://openalex.org/W2147855735","https://openalex.org/W2162529266","https://openalex.org/W2752573522","https://openalex.org/W2905110430","https://openalex.org/W3145128584","https://openalex.org/W4243913580","https://openalex.org/W4252758471","https://openalex.org/W6674778441","https://openalex.org/W6677205684"],"related_works":["https://openalex.org/W2145932742","https://openalex.org/W1874409533","https://openalex.org/W2554791727","https://openalex.org/W1981395029","https://openalex.org/W2108083791","https://openalex.org/W4250137794","https://openalex.org/W2063341228","https://openalex.org/W2111673944","https://openalex.org/W2145017421","https://openalex.org/W4297664933"],"abstract_inverted_index":{"SRAM-based":[0],"FPGAs":[1,68],"have":[2],"an":[3],"inherent":[4],"capacity":[5],"for":[6],"defect":[7],"tolerance.":[8],"We":[9,53],"propose":[10],"a":[11,30,43,59,63,86],"simple":[12],"scheme":[13],"that":[14,46,55,70],"exploits":[15],"this":[16],"potential":[17],"in":[18,42],"multiple-FPGA":[19],"systems.":[20],"The":[21],"symmetry":[22],"of":[23,33,36,58,66,71],"the":[24,56,72,81,83],"system":[25,60],"is":[26],"exploited":[27],"to":[28],"yield":[29],"large":[31,64],"number":[32,65],"possible":[34],"mappings":[35],"bitstreams":[37],"on":[38],"FPGAs,":[39],"which":[40],"results":[41],"high":[44],"probability":[45],"at":[47],"least":[48],"one":[49],"functional":[50],"mapping":[51],"exists.":[52],"show":[54],"behavior":[57],"built":[61],"using":[62],"defective":[67],"approaches":[69],"ideal":[73],"defect-free":[74],"system.":[75],"Various":[76],"interconnection":[77],"topologies":[78],"such":[79],"as":[80],"tree,":[82],"crossbar,":[84],"and":[85],"hybrid":[87],"form":[88],"are":[89],"compared.":[90]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}