{"id":"https://openalex.org/W2111856997","doi":"https://doi.org/10.1109/fpl.2005.1515729","title":"Configurable hardware/software architecture for data acquisition: implementation on FPGA","display_name":"Configurable hardware/software architecture for data acquisition: implementation on FPGA","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2111856997","doi":"https://doi.org/10.1109/fpl.2005.1515729","mag":"2111856997"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035768405","display_name":"M. Bautista-Palacios","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"M. Bautista-Palacios","raw_affiliation_strings":["R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026059201","display_name":"L. Baldez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Baldez","raw_affiliation_strings":["R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062705854","display_name":"J. Sempere-Agullo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Sempere-Agullo","raw_affiliation_strings":["R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010196986","display_name":"F. Cardells-Tormo","orcid":"https://orcid.org/0000-0002-4757-9510"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Cardells-Tormo","raw_affiliation_strings":["R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025514089","display_name":"P. Molinet","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Molinet","raw_affiliation_strings":["R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"R&D Technology Lab, Digital ASICs Hewlett Packard Company, Barcelona, Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039555998","display_name":"Atil\u00e0 Herms-Berenguer","orcid":null},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Herms-Berenguer","raw_affiliation_strings":["Department of Electronics, University Aut\u00f2noma de Barcelona, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, University Aut\u00f2noma de Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5035768405"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5156,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.6832483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7755540013313293},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7609578371047974},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.6854337453842163},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6364632248878479},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6285648345947266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5645610690116882},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5575027465820312},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5368459820747375},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5216801166534424},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4764723777770996},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.45814061164855957},{"id":"https://openalex.org/keywords/novelty","display_name":"Novelty","score":0.4223412871360779},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15719282627105713}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7755540013313293},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7609578371047974},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.6854337453842163},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6364632248878479},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6285648345947266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5645610690116882},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5575027465820312},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5368459820747375},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5216801166534424},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4764723777770996},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.45814061164855957},{"id":"https://openalex.org/C2778738651","wikidata":"https://www.wikidata.org/wiki/Q16546687","display_name":"Novelty","level":2,"score":0.4223412871360779},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15719282627105713},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C27206212","wikidata":"https://www.wikidata.org/wiki/Q34178","display_name":"Theology","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1584848513","https://openalex.org/W2101875411","https://openalex.org/W2133452725","https://openalex.org/W2158911319"],"related_works":["https://openalex.org/W2381242807","https://openalex.org/W3126131230","https://openalex.org/W2347541121","https://openalex.org/W2080951048","https://openalex.org/W4288804799","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2350916690","https://openalex.org/W2281932057"],"abstract_inverted_index":{"This":[0,47],"paper":[1,21],"deals":[2],"with":[3,70],"the":[4,44,58,61],"FPGA-implementation":[5],"of":[6,19,32,60,84,88],"a":[7,25,39],"configurable":[8],"hardware/software":[9],"(HW/SW)":[10],"architecture":[11,27,48],"for":[12,74],"data":[13],"acquisition":[14],"(DAQ)":[15],"systems.":[16],"The":[17,93],"novelty":[18],"this":[20],"is":[22],"to":[23],"present":[24],"HW/SW":[26],"which":[28],"can":[29,49,96],"manage":[30],"most":[31],"possible":[33],"applications":[34,73,80],"in":[35,38,82,100],"DAQ":[36],"systems":[37],"very":[40],"flexible":[41],"way":[42],"meeting":[43],"performance":[45,59],"targets.":[46],"be":[50,98],"dynamically":[51],"reconfigured":[52],"and":[53,66,90],"therefore":[54],"adapted":[55],"depending":[56],"on":[57],"I/O":[62],"devices.":[63],"We":[64],"implemented":[65],"tested":[67],"our":[68],"system":[69,95],"three":[71,79],"representative":[72],"large":[75],"format":[76],"printers.":[77],"These":[78],"differ":[81],"terms":[83],"sampling":[85],"frequency,":[86],"amount":[87],"memory":[89],"synchronization":[91],"complexity.":[92],"proposed":[94],"also":[97],"integrated":[99],"an":[101],"ASIC":[102],"implementation.":[103]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}