{"id":"https://openalex.org/W2126380235","doi":"https://doi.org/10.1109/fpl.2005.1515728","title":"FPGA-based implementation and comparison of recursive and iterative algorithms","display_name":"FPGA-based implementation and comparison of recursive and iterative algorithms","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2126380235","doi":"https://doi.org/10.1109/fpl.2005.1515728","mag":"2126380235"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053527505","display_name":"Valery Sklyarov","orcid":"https://orcid.org/0000-0003-0349-8329"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"V. Sklyarov","raw_affiliation_strings":["Electron. & Telecommun. Dept., Aveiro Univ., Portugal"],"affiliations":[{"raw_affiliation_string":"Electron. & Telecommun. Dept., Aveiro Univ., Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085215501","display_name":"Iouliia Skliarova","orcid":"https://orcid.org/0000-0002-6684-9416"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"I. Skliarova","raw_affiliation_strings":["Electron. & Telecommun. Dept., Aveiro Univ., Portugal"],"affiliations":[{"raw_affiliation_string":"Electron. & Telecommun. Dept., Aveiro Univ., Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111693524","display_name":"Bruno Pimentel","orcid":null},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"B. Pimentel","raw_affiliation_strings":["Electronics and Telecommunications Department, University of Aveiro - IEETA, Portugal","Electron. & Telecommun. Dept., Aveiro Univ., Portugal"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Department, University of Aveiro - IEETA, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Electron. & Telecommun. Dept., Aveiro Univ., Portugal","institution_ids":["https://openalex.org/I60858718"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5053527505"],"corresponding_institution_ids":["https://openalex.org/I60858718"],"apc_list":null,"apc_paid":null,"fwci":1.5828,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.84421334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"235","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8583220839500427},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7937850952148438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7482059001922607},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7118908166885376},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5407322645187378},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.501610279083252},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.4851158857345581},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4432205557823181},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41197627782821655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3444335460662842},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30235564708709717},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22198891639709473},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1600593626499176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06515678763389587}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8583220839500427},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7937850952148438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7482059001922607},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7118908166885376},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5407322645187378},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.501610279083252},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.4851158857345581},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4432205557823181},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41197627782821655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3444335460662842},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30235564708709717},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22198891639709473},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1600593626499176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06515678763389587},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.517.8645","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.517.8645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://sweet.ua.pt/skl/students/mestradowork2009_2010/ramirooliveira/paper_camera_ready-ih_corrected_by_us.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1542611251","https://openalex.org/W2128453758","https://openalex.org/W2158068912","https://openalex.org/W2167097446","https://openalex.org/W2611598995","https://openalex.org/W3174107850","https://openalex.org/W6632782956"],"related_works":["https://openalex.org/W2115658098","https://openalex.org/W2137740905","https://openalex.org/W1555025092","https://openalex.org/W2332122163","https://openalex.org/W2363829830","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2614722573"],"abstract_inverted_index":{"The":[0,32,43],"paper":[1],"analyses":[2],"and":[3,7,27,55,66],"compares":[4],"alternative":[5],"iterative":[6],"recursive":[8,19],"implementations":[9],"of":[10,18,34,53,59],"FPGA":[11],"circuits":[12,62],"for":[13,25,38],"various":[14],"problems.":[15,42],"Two":[16],"types":[17],"calls":[20],"have":[21,47],"been":[22,48],"examined,":[23],"namely":[24],"cyclic":[26],"binary":[28],"(N-ary)":[29],"search":[30],"algorithms.":[31],"details":[33],"experiments":[35],"are":[36],"presented":[37],"four":[39],"different":[40],"design":[41],"relevant":[44],"comparative":[45],"data":[46],"obtained":[49],"as":[50],"a":[51],"result":[52],"synthesis":[54],"implementation":[56],"in":[57],"FPGAs":[58],"the":[60],"respective":[61],"from":[63],"system-level":[64],"(Handel-C)":[65],"RTL":[67],"(VHDL)":[68],"specifications.":[69]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}