{"id":"https://openalex.org/W1506142730","doi":"https://doi.org/10.1109/fpl.2005.1515716","title":"Measuring and utilizing the correlation between signal connectivity and signal positioning for FPGAs containing multi-bit building blocks","display_name":"Measuring and utilizing the correlation between signal connectivity and signal positioning for FPGAs containing multi-bit building blocks","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W1506142730","doi":"https://doi.org/10.1109/fpl.2005.1515716","mag":"1506142730"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078185010","display_name":"A. Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A. Ye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Rose","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078185010"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71110691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"159","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.795208215713501},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.788048267364502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7579531073570251},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7542859315872192},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5953083038330078},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5238456726074219},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4568345248699188},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.431324303150177},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41550299525260925},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3837515711784363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37406742572784424},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3284127116203308}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.795208215713501},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.788048267364502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7579531073570251},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7542859315872192},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5953083038330078},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5238456726074219},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4568345248699188},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.431324303150177},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41550299525260925},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3837515711784363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37406742572784424},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3284127116203308},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.74.2570","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.74.2570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ye/yefpl05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1481821439","https://openalex.org/W1523051745","https://openalex.org/W1887556625","https://openalex.org/W1978599303","https://openalex.org/W1998449406","https://openalex.org/W2055941075","https://openalex.org/W2058686619","https://openalex.org/W2083868341","https://openalex.org/W2090068045","https://openalex.org/W2097950173","https://openalex.org/W2098378442","https://openalex.org/W2104449965","https://openalex.org/W2104812993","https://openalex.org/W2107701025","https://openalex.org/W2109462901","https://openalex.org/W2113534515","https://openalex.org/W2113645429","https://openalex.org/W2114514951","https://openalex.org/W2116094656","https://openalex.org/W2130227050","https://openalex.org/W2137925229","https://openalex.org/W2139637699","https://openalex.org/W2140998818","https://openalex.org/W2153580689","https://openalex.org/W2154356865","https://openalex.org/W2160474882","https://openalex.org/W2165099691","https://openalex.org/W2168225933","https://openalex.org/W6639711652","https://openalex.org/W6680569920","https://openalex.org/W6684268144"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W3146360095","https://openalex.org/W2110265185","https://openalex.org/W2002559064","https://openalex.org/W2014521732","https://openalex.org/W2024574431","https://openalex.org/W3012528295","https://openalex.org/W2387100797","https://openalex.org/W2184011203","https://openalex.org/W1967938402"],"abstract_inverted_index":{"As":[0],"the":[1,14,25,48,83,88,107,110,113,118,125,147,151,185],"logic":[2,27,91],"capacity":[3],"of":[4,16,24,47,51,70,87,112,120],"FPGA":[5,17,90],"increases,":[6],"there":[7],"has":[8],"been":[9],"a":[10,21,73,128],"corresponding":[11],"increase":[12],"in":[13,97,115,161],"variety":[15],"building":[18,54],"blocks.":[19],"From":[20],"mere":[22],"collection":[23],"conventional":[26,89,148],"blocks,":[28],"FPGAs":[29],"now":[30],"can":[31],"include":[32],"digital":[33],"signal":[34],"processors,":[35],"multipliers,":[36],"multi-bit":[37,58,76,129,152,172],"addressable":[38],"memory":[39,182],"cells,":[40],"and":[41,45,93,117,160,178],"even":[42],"processor":[43],"cores;":[44],"one":[46],"common":[49],"characteristics":[50],"these":[52,121],"new":[53],"blocks":[55,173],"is":[56,63,79,132,141],"their":[57,175],"design,":[59],"where":[60],"each":[61],"block":[62],"designed":[64],"specifically":[65],"to":[66,146,158,169,174,183],"process":[67],"several":[68],"bits":[69],"data":[71],"at":[72],"time.":[74],"This":[75],"processing":[77,85],"paradigm":[78],"significantly":[80],"different":[81],"from":[82],"single-bit":[84],"design":[86],"blocks;":[92],"it":[94,163],"creates":[95],"differentiation":[96],"signals":[98,114],"through":[99],"its":[100,137,171],"bussed":[101],"structures.":[102],"Consequently,":[103],"this":[104],"paper":[105],"examines":[106],"correlation":[108,126],"between":[109],"positions":[111],"buses":[116],"connectivity":[119],"signals.":[122],"Based":[123],"on":[124],"measurements,":[127],"routing":[130,138,149,167,176],"architecture":[131,153],"then":[133],"proposed":[134],"along":[135],"with":[136],"tool.":[139],"It":[140],"experimentally":[142],"shown":[143],"that,":[144],"comparing":[145],"architectures,":[150],"requires":[154],"12%":[155],"less":[156,166,180],"area":[157],"implement;":[159],"particular,":[162],"needs":[164],"27%":[165],"switches":[168],"connect":[170],"tracks,":[177],"18%":[179],"configuration":[181,186],"store":[184],"information.":[187]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}