{"id":"https://openalex.org/W2140979102","doi":"https://doi.org/10.1109/fpl.2005.1515700","title":"Applying the small-world network to routing structure of FPGAs","display_name":"Applying the small-world network to routing structure of FPGAs","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2140979102","doi":"https://doi.org/10.1109/fpl.2005.1515700","mag":"2140979102"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016037570","display_name":"H. Tsukiashi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"H. Tsukiashi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]},{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Iida","raw_affiliation_strings":["Faculty of Engineering, Kumamoto University, Japan","PRESTO, Japan Science and Technology Agency, Kawaguchi, Saitama, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"PRESTO, Japan Science and Technology Agency, Kawaguchi, Saitama, Japan","institution_ids":["https://openalex.org/I4210086780"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sueyoshi","raw_affiliation_strings":["Faculty of Engineering, Kumamoto University, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016037570"],"corresponding_institution_ids":["https://openalex.org/I96036126"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.2001482,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"65","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6418501734733582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6388227343559265},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5615529417991638},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5466669797897339},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5186744928359985},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5163437128067017},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5108632445335388},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5062286257743835},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.46435049176216125},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4595791697502136},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41333839297294617},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4038044810295105},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35120633244514465},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2796246409416199},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2068713903427124},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08747488260269165}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6418501734733582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6388227343559265},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5615529417991638},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5466669797897339},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5186744928359985},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5163437128067017},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5108632445335388},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5062286257743835},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.46435049176216125},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4595791697502136},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41333839297294617},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4038044810295105},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35120633244514465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2796246409416199},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2068713903427124},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08747488260269165},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1573579329","https://openalex.org/W1597088765","https://openalex.org/W2007049691","https://openalex.org/W2015590221","https://openalex.org/W2019789576","https://openalex.org/W2038318386","https://openalex.org/W2116094656","https://openalex.org/W2139637699","https://openalex.org/W2147506855","https://openalex.org/W2165406695","https://openalex.org/W2171825402","https://openalex.org/W2464058196","https://openalex.org/W4233104582","https://openalex.org/W4254962106","https://openalex.org/W6634264458","https://openalex.org/W6718857307"],"related_works":["https://openalex.org/W2373416410","https://openalex.org/W2101823170","https://openalex.org/W1824272282","https://openalex.org/W1984265091","https://openalex.org/W2769457990","https://openalex.org/W2170504327","https://openalex.org/W2084540779","https://openalex.org/W2160055326","https://openalex.org/W2526300902","https://openalex.org/W1968351651"],"abstract_inverted_index":{"The":[0],"degree":[1],"of":[2,8,17,46,104,122,139,144,153],"integration":[3],"and":[4,31,141],"the":[5,15,23,27,44,55,62,71,81,85,102,111,120,125,129,142,157],"operating":[6],"frequency":[7],"programmable":[9,41,105],"logic":[10],"have":[11],"improved":[12],"dramatically":[13],"with":[14],"development":[16],"new":[18],"process":[19],"technologies.":[20],"However,":[21,65],"for":[22,84,101],"deep":[24,86],"sub-micron":[25,87],"processes,":[26],"delay,":[28],"reliability,":[29],"cost,":[30],"power":[32],"tend":[33],"to":[34,66,79],"be":[35,116,134,148],"determined":[36],"by":[37,136,150],"interconnections.":[38],"In":[39],"conventional":[40],"logic,":[42],"reducing":[43],"number":[45],"switches":[47],"on":[48,119],"a":[49,68,92,97,137,151],"critical":[50,72,112,130],"path":[51,73,113,131],"is":[52,58,76],"important":[53],"because":[54],"wiring":[56,82],"delay":[57,74,83,114,132],"considerably":[59],"smaller":[60],"than":[61],"switch":[63],"delay.":[64],"achieve":[67],"decrease":[69],"in":[70],"it":[75],"also":[77],"necessary":[78],"consider":[80],"processes.":[88],"This":[89,107],"paper":[90,108],"proposes":[91],"novel":[93],"routing":[94,145],"structure":[95,100],"using":[96,156],"small-world":[98,158],"network":[99,159],"interconnection":[103],"logic.":[106],"demonstrates":[109],"that":[110,128],"can":[115,133,147],"reduced.":[117],"Based":[118],"results":[121],"an":[123],"evaluation,":[124],"authors":[126],"show":[127],"reduced":[135,149],"maximum":[138,152],"15%":[140],"amount":[143],"resources":[146],"23%":[154],"when":[155],"structure.":[160]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}