{"id":"https://openalex.org/W1601636616","doi":"https://doi.org/10.1109/fpl.2005.1515698","title":"Mutable codesign for embedded protocol processing","display_name":"Mutable codesign for embedded protocol processing","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W1601636616","doi":"https://doi.org/10.1109/fpl.2005.1515698","mag":"1601636616"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062972892","display_name":"Todd Sproull","orcid":"https://orcid.org/0000-0002-6073-3017"},"institutions":[{"id":"https://openalex.org/I4388482701","display_name":"Applied Research Laboratory at the University of Hawai\u2018i","ror":"https://ror.org/046s2rf49","country_code":null,"type":"facility","lineage":["https://openalex.org/I4388482701"]},{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]},{"id":"https://openalex.org/I4210096458","display_name":"Applied Research (United States)","ror":"https://ror.org/00qw43163","country_code":"US","type":"company","lineage":["https://openalex.org/I4210096458"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Sproull","raw_affiliation_strings":["Applied Research Laboratory, Washington University, Saint Louis, USA","Appl. Res. Lab., Washington Univ., St. Louis, WA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Research Laboratory, Washington University, Saint Louis, USA","institution_ids":["https://openalex.org/I204465549","https://openalex.org/I4210096458","https://openalex.org/I4388482701"]},{"raw_affiliation_string":"Appl. Res. Lab., Washington Univ., St. Louis, WA, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024404837","display_name":"Gordon Brebner","orcid":"https://orcid.org/0000-0002-9691-459X"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Brebner","raw_affiliation_strings":["Xilinx Research Labs, Xilinx, Inc., San Jose, USA","Xilinx Inc.,"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs, Xilinx, Inc., San Jose, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc.,","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008063931","display_name":"Christopher E. Neely","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Neely","raw_affiliation_strings":["Xilinx Research Labs, Xilinx, Inc., San Jose, USA","Xilinx Inc.,"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs, Xilinx, Inc., San Jose, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc.,","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062972892"],"corresponding_institution_ids":["https://openalex.org/I204465549","https://openalex.org/I4210096458","https://openalex.org/I4388482701"],"apc_list":null,"apc_paid":null,"fwci":2.1886,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89087424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.787703275680542},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6677367687225342},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6412429213523865},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.618423342704773},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5406631231307983},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5090767741203308},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4926219582557678},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.473450630903244},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4591071605682373},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43938836455345154},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.0995369553565979}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.787703275680542},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6677367687225342},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6412429213523865},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.618423342704773},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5406631231307983},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5090767741203308},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4926219582557678},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.473450630903244},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4591071605682373},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43938836455345154},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0995369553565979},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.121.786","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.121.786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.arl.wustl.edu/~todd/sproull_fpl_05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1509288909","https://openalex.org/W2110323625","https://openalex.org/W2163738990","https://openalex.org/W4230480419","https://openalex.org/W6630526851","https://openalex.org/W6811672510"],"related_works":["https://openalex.org/W2058520863","https://openalex.org/W1519183141","https://openalex.org/W3151101169","https://openalex.org/W1659609664","https://openalex.org/W2142315955","https://openalex.org/W1589728323","https://openalex.org/W1502060307","https://openalex.org/W2296115084","https://openalex.org/W2073444830","https://openalex.org/W2904522187"],"abstract_inverted_index":{"This":[0,42,127],"paper":[1],"addresses":[2],"exploitation":[3],"of":[4,7,28,90,107,112,120,132,153],"the":[5,26,147],"capabilities":[6],"platform":[8,103],"FPGAs":[9],"to":[10,54,70,136,149,155],"implement":[11],"embedded":[12,38,81],"networking":[13],"for":[14,22],"systems":[15],"on":[16,36],"chip.":[17],"In":[18],"particular,":[19],"a":[20,61,75,91],"methodology":[21,84],"exploring":[23],"trade-offs":[24],"between":[25,74],"placement":[27,110,114],"protocol":[29,109],"handling":[30,125],"functions":[31,59,154],"in":[32,60,118],"programmable":[33,56,76],"logic":[34,57,77,138],"and":[35,65,79,111,123,140],"an":[37,80,88,129],"processor":[39],"is":[40,43,85],"demonstrated.":[41],"facilitated":[44],"by":[45,87],"two":[46],"new":[47],"design":[48],"tool":[49],"capabilities:":[50],"first,":[51],"being":[52,67],"able":[53,68],"describe":[55],"based":[58],"more":[62],"software-like":[63],"manner;":[64],"second,":[66],"automatically":[69],"generate":[71],"efficient":[72],"interfaces":[73],"fabric":[78,139],"processor.":[82],"The":[83,144],"illustrated":[86],"example":[89],"simple":[92],"web":[93],"server,":[94],"targeted":[95],"at":[96],"Xilinx":[97],"Virtex-II":[98],"Pro":[99],"or":[100],"Virtex-4":[101],"FX":[102],"FPGAs.":[104],"Trade-offs":[105],"both":[106],"complete":[108],"within-protocol":[113],"are":[115],"systematically":[116],"investigated":[117],"terms":[119],"resources":[121],"used":[122],"packet":[124],"latency.":[126],"provides":[128],"excellent":[130],"range":[131],"service":[133],"times,":[134],"corresponding":[135],"differing":[137],"memory":[141],"resource":[142],"requirements.":[143],"work":[145],"points":[146],"way":[148],"highly":[150],"fluid":[151],"allocation":[152],"implementations,":[156],"beyond":[157],"conventional":[158],"static":[159],"codesign.":[160]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}